mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-02 09:30:43 +09:00
sunxi: fix DRAM gate/reset sequence of H6
Currently the DRAM bus gate and reset is changed at the same time in H6 DRAM initialization code, which disobeys the user manual's programming guide. Fix the sequence by follow the sequence suggested by the user manual (ungate the bus clock after release the reset signal). By some experiments it seems to fix the DRAM size detection failure that rarely happens. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Acked-by: Maxime Ripard <maxime.ripard@bootlin.com> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
This commit is contained in:
parent
0a60a81ba3
commit
90de3969be
@ -299,6 +299,8 @@ static void mctl_sys_init(struct dram_para *para)
|
||||
|
||||
/* Put all DRAM-related blocks to reset state */
|
||||
clrbits_le32(&ccm->mbus_cfg, MBUS_ENABLE | MBUS_RESET);
|
||||
clrbits_le32(&ccm->dram_gate_reset, BIT(0));
|
||||
udelay(5);
|
||||
writel(0, &ccm->dram_gate_reset);
|
||||
clrbits_le32(&ccm->pll5_cfg, CCM_PLL5_CTRL_EN);
|
||||
clrbits_le32(&ccm->dram_clk_cfg, DRAM_MOD_RESET);
|
||||
@ -313,7 +315,9 @@ static void mctl_sys_init(struct dram_para *para)
|
||||
/* Configure DRAM mod clock */
|
||||
writel(DRAM_CLK_SRC_PLL5, &ccm->dram_clk_cfg);
|
||||
setbits_le32(&ccm->dram_clk_cfg, DRAM_CLK_UPDATE);
|
||||
writel(BIT(0) | BIT(RESET_SHIFT), &ccm->dram_gate_reset);
|
||||
writel(BIT(RESET_SHIFT), &ccm->dram_gate_reset);
|
||||
udelay(5);
|
||||
setbits_le32(&ccm->dram_gate_reset, BIT(0));
|
||||
|
||||
/* Disable all channels */
|
||||
writel(0, &mctl_com->maer0);
|
||||
|
Loading…
Reference in New Issue
Block a user