mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-30 08:30:50 +09:00
86xx: Enable 64-bit PCI resources on all Freescale boards
Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Andrew Fleming-AFLEMING <afleming@freescale.com>
This commit is contained in:
parent
0151cbaccf
commit
8ba93f68a1
@ -41,6 +41,7 @@
|
|||||||
#define CONFIG_PCIE1 1 /* PCIe 1 connected to ULI bridge */
|
#define CONFIG_PCIE1 1 /* PCIe 1 connected to ULI bridge */
|
||||||
#define CONFIG_PCIE2 1 /* PCIe 2 connected to slot */
|
#define CONFIG_PCIE2 1 /* PCIe 2 connected to slot */
|
||||||
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
||||||
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
||||||
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
||||||
|
|
||||||
#define CONFIG_ENV_OVERWRITE
|
#define CONFIG_ENV_OVERWRITE
|
||||||
|
@ -49,6 +49,7 @@
|
|||||||
#define CONFIG_PCI1 1 /* PCIE controler 1 (ULI bridge) */
|
#define CONFIG_PCI1 1 /* PCIE controler 1 (ULI bridge) */
|
||||||
#define CONFIG_PCI2 1 /* PCIE controler 2 (slot) */
|
#define CONFIG_PCI2 1 /* PCIE controler 2 (slot) */
|
||||||
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
||||||
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
||||||
#define CONFIG_FSL_LAW 1 /* Use common FSL law init code */
|
#define CONFIG_FSL_LAW 1 /* Use common FSL law init code */
|
||||||
|
|
||||||
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
||||||
|
Loading…
Reference in New Issue
Block a user