mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-11 21:56:21 +09:00
ARM: OMAP5: Add functions to enable and disable EDMA3 clocks
Adds functions to enable and disable edma3 clocks which can be invoked by drivers using edma3 to control the clocks. Signed-off-by: Vignesh R <vigneshr@ti.com> Reviewed-by: Tom Rini <trini@konsulko.com> Reviewed-by: Jagan Teki <jteki@openedev.com>
This commit is contained in:
parent
16ca1d09e6
commit
8a09cfe14b
|
@ -565,6 +565,47 @@ void enable_basic_uboot_clocks(void)
|
||||||
1);
|
1);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#ifdef CONFIG_TI_EDMA3
|
||||||
|
void enable_edma3_clocks(void)
|
||||||
|
{
|
||||||
|
u32 const clk_domains_edma3[] = {
|
||||||
|
0
|
||||||
|
};
|
||||||
|
|
||||||
|
u32 const clk_modules_hw_auto_edma3[] = {
|
||||||
|
(*prcm)->cm_l3main1_tptc1_clkctrl,
|
||||||
|
(*prcm)->cm_l3main1_tptc2_clkctrl,
|
||||||
|
0
|
||||||
|
};
|
||||||
|
|
||||||
|
u32 const clk_modules_explicit_en_edma3[] = {
|
||||||
|
0
|
||||||
|
};
|
||||||
|
|
||||||
|
do_enable_clocks(clk_domains_edma3,
|
||||||
|
clk_modules_hw_auto_edma3,
|
||||||
|
clk_modules_explicit_en_edma3,
|
||||||
|
1);
|
||||||
|
}
|
||||||
|
|
||||||
|
void disable_edma3_clocks(void)
|
||||||
|
{
|
||||||
|
u32 const clk_domains_edma3[] = {
|
||||||
|
0
|
||||||
|
};
|
||||||
|
|
||||||
|
u32 const clk_modules_disable_edma3[] = {
|
||||||
|
(*prcm)->cm_l3main1_tptc1_clkctrl,
|
||||||
|
(*prcm)->cm_l3main1_tptc2_clkctrl,
|
||||||
|
0
|
||||||
|
};
|
||||||
|
|
||||||
|
do_disable_clocks(clk_domains_edma3,
|
||||||
|
clk_modules_disable_edma3,
|
||||||
|
1);
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
const struct ctrl_ioregs ioregs_omap5430 = {
|
const struct ctrl_ioregs ioregs_omap5430 = {
|
||||||
.ctrl_ddrch = DDR_IO_I_34OHM_SR_FASTEST_WD_DQ_NO_PULL_DQS_PULL_DOWN,
|
.ctrl_ddrch = DDR_IO_I_34OHM_SR_FASTEST_WD_DQ_NO_PULL_DQS_PULL_DOWN,
|
||||||
.ctrl_lpddr2ch = DDR_IO_I_34OHM_SR_FASTEST_WD_CK_CKE_NCS_CA_PULL_DOWN,
|
.ctrl_lpddr2ch = DDR_IO_I_34OHM_SR_FASTEST_WD_CK_CKE_NCS_CA_PULL_DOWN,
|
||||||
|
|
|
@ -989,4 +989,8 @@ struct prcm_regs const dra7xx_prcm = {
|
||||||
|
|
||||||
.prm_abbldo_mpu_setup = 0x4AE07DDC,
|
.prm_abbldo_mpu_setup = 0x4AE07DDC,
|
||||||
.prm_abbldo_mpu_ctrl = 0x4AE07DE0,
|
.prm_abbldo_mpu_ctrl = 0x4AE07DE0,
|
||||||
|
|
||||||
|
/*l3main1 edma*/
|
||||||
|
.cm_l3main1_tptc1_clkctrl = 0x4a008778,
|
||||||
|
.cm_l3main1_tptc2_clkctrl = 0x4a008780,
|
||||||
};
|
};
|
||||||
|
|
|
@ -349,6 +349,10 @@ struct prcm_regs {
|
||||||
/* IPU */
|
/* IPU */
|
||||||
u32 cm_ipu_clkstctrl;
|
u32 cm_ipu_clkstctrl;
|
||||||
u32 cm_ipu_i2c5_clkctrl;
|
u32 cm_ipu_i2c5_clkctrl;
|
||||||
|
|
||||||
|
/*l3main1 edma*/
|
||||||
|
u32 cm_l3main1_tptc1_clkctrl;
|
||||||
|
u32 cm_l3main1_tptc2_clkctrl;
|
||||||
};
|
};
|
||||||
|
|
||||||
struct omap_sys_ctrl_regs {
|
struct omap_sys_ctrl_regs {
|
||||||
|
@ -598,6 +602,9 @@ void recalibrate_iodelay(void);
|
||||||
|
|
||||||
void omap_smc1(u32 service, u32 val);
|
void omap_smc1(u32 service, u32 val);
|
||||||
|
|
||||||
|
void enable_edma3_clocks(void);
|
||||||
|
void disable_edma3_clocks(void);
|
||||||
|
|
||||||
/* ABB */
|
/* ABB */
|
||||||
#define OMAP_ABB_NOMINAL_OPP 0
|
#define OMAP_ABB_NOMINAL_OPP 0
|
||||||
#define OMAP_ABB_FAST_OPP 1
|
#define OMAP_ABB_FAST_OPP 1
|
||||||
|
|
Loading…
Reference in New Issue
Block a user