mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-29 16:10:24 +09:00
ARM: dts: stm32: Move ethernet PHY into SoM DT
The PHY and the VIO regulator is populated on the SoM, move it into the SoM DT. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Patrice Chotard <patrice.chotard@st.com> Cc: Patrick Delaunay <patrick.delaunay@st.com> Reviewed-by: Patrice Chotard <patrice.chotard@st.com> Reviewed-by: Patrick Delaunay <patrick.delaunay@st.com>
This commit is contained in:
parent
87e1e0fc7f
commit
8791cf0923
@ -11,78 +11,9 @@
|
|||||||
|
|
||||||
aliases {
|
aliases {
|
||||||
serial0 = &uart4;
|
serial0 = &uart4;
|
||||||
ethernet0 = ðernet0;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
chosen {
|
chosen {
|
||||||
stdout-path = "serial0:115200n8";
|
stdout-path = "serial0:115200n8";
|
||||||
};
|
};
|
||||||
|
|
||||||
ethernet_vio: vioregulator {
|
|
||||||
compatible = "regulator-fixed";
|
|
||||||
regulator-name = "vio";
|
|
||||||
regulator-min-microvolt = <3300000>;
|
|
||||||
regulator-max-microvolt = <3300000>;
|
|
||||||
gpio = <&gpiog 3 GPIO_ACTIVE_LOW>;
|
|
||||||
regulator-always-on;
|
|
||||||
regulator-boot-on;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
ðernet0 {
|
|
||||||
status = "okay";
|
|
||||||
pinctrl-0 = <ðernet0_rmii_pins_a>;
|
|
||||||
pinctrl-1 = <ðernet0_rmii_pins_sleep_a>;
|
|
||||||
pinctrl-names = "default", "sleep";
|
|
||||||
phy-mode = "rmii";
|
|
||||||
max-speed = <100>;
|
|
||||||
phy-handle = <&phy0>;
|
|
||||||
st,eth_ref_clk_sel;
|
|
||||||
phy-reset-gpios = <&gpioh 15 GPIO_ACTIVE_LOW>;
|
|
||||||
|
|
||||||
mdio0 {
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
compatible = "snps,dwmac-mdio";
|
|
||||||
|
|
||||||
phy0: ethernet-phy@1 {
|
|
||||||
reg = <1>;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
&pinctrl {
|
|
||||||
ethernet0_rmii_pins_a: rmii-0 {
|
|
||||||
pins1 {
|
|
||||||
pinmux = <STM32_PINMUX('G', 13, AF11)>, /* ETH1_RMII_TXD0 */
|
|
||||||
<STM32_PINMUX('G', 14, AF11)>, /* ETH1_RMII_TXD1 */
|
|
||||||
<STM32_PINMUX('B', 11, AF11)>, /* ETH1_RMII_TX_EN */
|
|
||||||
<STM32_PINMUX('A', 1, AF0)>, /* ETH1_RMII_REF_CLK */
|
|
||||||
<STM32_PINMUX('A', 2, AF11)>, /* ETH1_MDIO */
|
|
||||||
<STM32_PINMUX('C', 1, AF11)>; /* ETH1_MDC */
|
|
||||||
bias-disable;
|
|
||||||
drive-push-pull;
|
|
||||||
slew-rate = <2>;
|
|
||||||
};
|
|
||||||
pins2 {
|
|
||||||
pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH1_RMII_RXD0 */
|
|
||||||
<STM32_PINMUX('C', 5, AF11)>, /* ETH1_RMII_RXD1 */
|
|
||||||
<STM32_PINMUX('A', 7, AF11)>; /* ETH1_RMII_CRS_DV */
|
|
||||||
bias-disable;
|
|
||||||
};
|
|
||||||
};
|
|
||||||
|
|
||||||
ethernet0_rmii_pins_sleep_a: rmii-sleep-0 {
|
|
||||||
pins1 {
|
|
||||||
pinmux = <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_RMII_TXD0 */
|
|
||||||
<STM32_PINMUX('G', 14, ANALOG)>, /* ETH1_RMII_TXD1 */
|
|
||||||
<STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_RMII_TX_EN */
|
|
||||||
<STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
|
|
||||||
<STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
|
|
||||||
<STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RMII_RXD0 */
|
|
||||||
<STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RMII_RXD1 */
|
|
||||||
<STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_RMII_REF_CLK */
|
|
||||||
<STM32_PINMUX('A', 7, ANALOG)>; /* ETH1_RMII_CRS_DV */
|
|
||||||
};
|
|
||||||
};
|
|
||||||
};
|
};
|
||||||
|
@ -14,12 +14,23 @@
|
|||||||
/ {
|
/ {
|
||||||
aliases {
|
aliases {
|
||||||
eeprom0 = &eeprom0;
|
eeprom0 = &eeprom0;
|
||||||
|
ethernet0 = ðernet0;
|
||||||
};
|
};
|
||||||
|
|
||||||
memory@c0000000 {
|
memory@c0000000 {
|
||||||
device_type = "memory";
|
device_type = "memory";
|
||||||
reg = <0xC0000000 0x40000000>;
|
reg = <0xC0000000 0x40000000>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
ethernet_vio: vioregulator {
|
||||||
|
compatible = "regulator-fixed";
|
||||||
|
regulator-name = "vio";
|
||||||
|
regulator-min-microvolt = <3300000>;
|
||||||
|
regulator-max-microvolt = <3300000>;
|
||||||
|
gpio = <&gpiog 3 GPIO_ACTIVE_LOW>;
|
||||||
|
regulator-always-on;
|
||||||
|
regulator-boot-on;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
&cec {
|
&cec {
|
||||||
@ -39,6 +50,28 @@
|
|||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
ðernet0 {
|
||||||
|
status = "okay";
|
||||||
|
pinctrl-0 = <ðernet0_rmii_pins_a>;
|
||||||
|
pinctrl-1 = <ðernet0_rmii_pins_sleep_a>;
|
||||||
|
pinctrl-names = "default", "sleep";
|
||||||
|
phy-mode = "rmii";
|
||||||
|
max-speed = <100>;
|
||||||
|
phy-handle = <&phy0>;
|
||||||
|
st,eth_ref_clk_sel;
|
||||||
|
phy-reset-gpios = <&gpioh 15 GPIO_ACTIVE_LOW>;
|
||||||
|
|
||||||
|
mdio0 {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
compatible = "snps,dwmac-mdio";
|
||||||
|
|
||||||
|
phy0: ethernet-phy@1 {
|
||||||
|
reg = <1>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
&i2c2 {
|
&i2c2 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&i2c2_pins_a>;
|
pinctrl-0 = <&i2c2_pins_a>;
|
||||||
@ -228,6 +261,42 @@
|
|||||||
vdd_3v3_usbfs-supply = <&vdd_usb>;
|
vdd_3v3_usbfs-supply = <&vdd_usb>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pinctrl {
|
||||||
|
ethernet0_rmii_pins_a: rmii-0 {
|
||||||
|
pins1 {
|
||||||
|
pinmux = <STM32_PINMUX('G', 13, AF11)>, /* ETH1_RMII_TXD0 */
|
||||||
|
<STM32_PINMUX('G', 14, AF11)>, /* ETH1_RMII_TXD1 */
|
||||||
|
<STM32_PINMUX('B', 11, AF11)>, /* ETH1_RMII_TX_EN */
|
||||||
|
<STM32_PINMUX('A', 1, AF0)>, /* ETH1_RMII_REF_CLK */
|
||||||
|
<STM32_PINMUX('A', 2, AF11)>, /* ETH1_MDIO */
|
||||||
|
<STM32_PINMUX('C', 1, AF11)>; /* ETH1_MDC */
|
||||||
|
bias-disable;
|
||||||
|
drive-push-pull;
|
||||||
|
slew-rate = <2>;
|
||||||
|
};
|
||||||
|
pins2 {
|
||||||
|
pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH1_RMII_RXD0 */
|
||||||
|
<STM32_PINMUX('C', 5, AF11)>, /* ETH1_RMII_RXD1 */
|
||||||
|
<STM32_PINMUX('A', 7, AF11)>; /* ETH1_RMII_CRS_DV */
|
||||||
|
bias-disable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
ethernet0_rmii_pins_sleep_a: rmii-sleep-0 {
|
||||||
|
pins1 {
|
||||||
|
pinmux = <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_RMII_TXD0 */
|
||||||
|
<STM32_PINMUX('G', 14, ANALOG)>, /* ETH1_RMII_TXD1 */
|
||||||
|
<STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_RMII_TX_EN */
|
||||||
|
<STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
|
||||||
|
<STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
|
||||||
|
<STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RMII_RXD0 */
|
||||||
|
<STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RMII_RXD1 */
|
||||||
|
<STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_RMII_REF_CLK */
|
||||||
|
<STM32_PINMUX('A', 7, ANALOG)>; /* ETH1_RMII_CRS_DV */
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
&qspi {
|
&qspi {
|
||||||
pinctrl-names = "default", "sleep";
|
pinctrl-names = "default", "sleep";
|
||||||
pinctrl-0 = <&qspi_clk_pins_a &qspi_bk1_pins_a &qspi_bk2_pins_a>;
|
pinctrl-0 = <&qspi_clk_pins_a &qspi_bk1_pins_a &qspi_bk2_pins_a>;
|
||||||
|
Loading…
Reference in New Issue
Block a user