mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-03 01:50:43 +09:00
mpc8572 additional end-point mode
mpc8572 supports all pcie controllers as end-points with cfg_host_agent=0. Include host_agent == 0 decode for end-point determination. This is not needed for the ds reference board since pcie3 will be a host in order to connect to the uli chip. Include it here as a reference for other mpc8572 boards. Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
This commit is contained in:
parent
6856b3d022
commit
86be510f7b
@ -245,7 +245,7 @@ void pci_init_board(void)
|
|||||||
extern void fsl_pci_init(struct pci_controller *hose);
|
extern void fsl_pci_init(struct pci_controller *hose);
|
||||||
struct pci_controller *hose = &pcie2_hose;
|
struct pci_controller *hose = &pcie2_hose;
|
||||||
int pcie_ep = (host_agent == 2) || (host_agent == 4) ||
|
int pcie_ep = (host_agent == 2) || (host_agent == 4) ||
|
||||||
(host_agent == 6);
|
(host_agent == 6) || (host_agent == 0);
|
||||||
int pcie_configured = io_sel & 4;
|
int pcie_configured = io_sel & 4;
|
||||||
|
|
||||||
if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)){
|
if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)){
|
||||||
@ -301,7 +301,7 @@ void pci_init_board(void)
|
|||||||
volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE1_ADDR;
|
volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE1_ADDR;
|
||||||
extern void fsl_pci_init(struct pci_controller *hose);
|
extern void fsl_pci_init(struct pci_controller *hose);
|
||||||
struct pci_controller *hose = &pcie1_hose;
|
struct pci_controller *hose = &pcie1_hose;
|
||||||
int pcie_ep = (host_agent == 1) || (host_agent == 4) ||
|
int pcie_ep = (host_agent <= 1) || (host_agent == 4) ||
|
||||||
(host_agent == 5);
|
(host_agent == 5);
|
||||||
int pcie_configured = io_sel & 6;
|
int pcie_configured = io_sel & 6;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user