mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-03 18:10:42 +09:00
tegra2: Enable instruction cache
Since low-level init is skipped, the instruction cache is never enabled on Tegra2. This explicitly calls this initialization as soon as the A9 is initialized. Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
parent
80433c9ac6
commit
831a077f11
@ -114,6 +114,9 @@ int board_init(void)
|
|||||||
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
||||||
int board_early_init_f(void)
|
int board_early_init_f(void)
|
||||||
{
|
{
|
||||||
|
/* We didn't do this init in start.S, so do it now */
|
||||||
|
cpu_init_cp15();
|
||||||
|
|
||||||
/* Initialize essential common plls */
|
/* Initialize essential common plls */
|
||||||
clock_early_init();
|
clock_early_init();
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user