mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-28 22:03:44 +09:00
powerpc: spiflash:Add corenet devices support in eSPI SPL
Existing eSPI SPL framework assumes booting from spi-image with boot_format header which contains final u-boot Image offset and size. No such header is present in case of corenet devices like T1040 as corenet deivces use PBI-RCW based intialization. So, for corenet deives, SPL bootloader use values provided at compilation time. These values can be defined in board specific config file. Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com> Acked-by: York Sun <yorksun@freescale.com>
This commit is contained in:
parent
380b8f307c
commit
7aa6c455c3
@ -31,6 +31,10 @@ void spi_boot(void)
|
|||||||
hang();
|
hang();
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#ifdef CONFIG_FSL_CORENET
|
||||||
|
offset = CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS;
|
||||||
|
code_len = CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE;
|
||||||
|
#else
|
||||||
/*
|
/*
|
||||||
* Load U-Boot image from SPI flash into RAM
|
* Load U-Boot image from SPI flash into RAM
|
||||||
*/
|
*/
|
||||||
@ -50,6 +54,7 @@ void spi_boot(void)
|
|||||||
code_len = *(u32 *)(buf + ESPI_BOOT_IMAGE_SIZE);
|
code_len = *(u32 *)(buf + ESPI_BOOT_IMAGE_SIZE);
|
||||||
/* Skip spl code */
|
/* Skip spl code */
|
||||||
code_len = code_len - CONFIG_SPL_MAX_SIZE;
|
code_len = code_len - CONFIG_SPL_MAX_SIZE;
|
||||||
|
#endif
|
||||||
/* copy code to DDR */
|
/* copy code to DDR */
|
||||||
spi_flash_read(flash, offset, code_len,
|
spi_flash_read(flash, offset, code_len,
|
||||||
(void *)CONFIG_SYS_SPI_FLASH_U_BOOT_DST);
|
(void *)CONFIG_SYS_SPI_FLASH_U_BOOT_DST);
|
||||||
|
Loading…
Reference in New Issue
Block a user