mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-01 00:50:43 +09:00
board: xilinx: Remove unused ancient i2c driver
There is new driver in the driver folder. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Tested-by: Rommel Custodio <sessyargc@gmail.com> Acked-by: Heiko Schocher <hs@denx.de>
This commit is contained in:
parent
85e9c65f8a
commit
74b87c4ceb
@ -1,484 +0,0 @@
|
||||
/* $Id: xiic_l.c,v 1.2 2002/12/05 19:32:40 meinelte Exp $ */
|
||||
/******************************************************************************
|
||||
*
|
||||
* XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
|
||||
* AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
|
||||
* SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE,
|
||||
* OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
|
||||
* APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
|
||||
* THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
|
||||
* AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
|
||||
* FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
|
||||
* WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
|
||||
* IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
|
||||
* REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
|
||||
* INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE.
|
||||
*
|
||||
* (c) Copyright 2002 Xilinx Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
******************************************************************************/
|
||||
/*****************************************************************************/
|
||||
/**
|
||||
*
|
||||
* @file xiic_l.c
|
||||
*
|
||||
* This file contains low-level driver functions that can be used to access the
|
||||
* device. The user should refer to the hardware device specification for more
|
||||
* details of the device operation.
|
||||
*
|
||||
* <pre>
|
||||
* MODIFICATION HISTORY:
|
||||
*
|
||||
* Ver Who Date Changes
|
||||
* ----- --- ------- -----------------------------------------------
|
||||
* 1.01b jhl 5/13/02 First release
|
||||
* 1.01b jhl 10/14/02 Corrected bug in the receive function, the setup of the
|
||||
* interrupt status mask was not being done in the loop such
|
||||
* that a read would sometimes fail on the last byte because
|
||||
* the transmit error which should have been ignored was
|
||||
* being used. This would leave an extra byte in the FIFO
|
||||
* and the bus throttled such that the next operation would
|
||||
* also fail. Also updated the receive function to not
|
||||
* disable the device after the last byte until after the
|
||||
* bus transitions to not busy which is more consistent
|
||||
* with the expected behavior.
|
||||
* 1.01c ecm 12/05/02 new rev
|
||||
* </pre>
|
||||
*
|
||||
****************************************************************************/
|
||||
|
||||
/***************************** Include Files *******************************/
|
||||
|
||||
#include "xbasic_types.h"
|
||||
#include "xio.h"
|
||||
#include "xipif_v1_23_b.h"
|
||||
#include "xiic_l.h"
|
||||
|
||||
/************************** Constant Definitions ***************************/
|
||||
|
||||
/**************************** Type Definitions *****************************/
|
||||
|
||||
|
||||
/***************** Macros (Inline Functions) Definitions *******************/
|
||||
|
||||
|
||||
/******************************************************************************
|
||||
*
|
||||
* This macro clears the specified interrupt in the IPIF interrupt status
|
||||
* register. It is non-destructive in that the register is read and only the
|
||||
* interrupt specified is cleared. Clearing an interrupt acknowledges it.
|
||||
*
|
||||
* @param BaseAddress contains the IPIF registers base address.
|
||||
*
|
||||
* @param InterruptMask contains the interrupts to be disabled
|
||||
*
|
||||
* @return
|
||||
*
|
||||
* None.
|
||||
*
|
||||
* @note
|
||||
*
|
||||
* Signature: void XIic_mClearIisr(u32 BaseAddress,
|
||||
* u32 InterruptMask);
|
||||
*
|
||||
******************************************************************************/
|
||||
#define XIic_mClearIisr(BaseAddress, InterruptMask) \
|
||||
XIIF_V123B_WRITE_IISR((BaseAddress), \
|
||||
XIIF_V123B_READ_IISR(BaseAddress) & (InterruptMask))
|
||||
|
||||
/******************************************************************************
|
||||
*
|
||||
* This macro sends the address for a 7 bit address during both read and write
|
||||
* operations. It takes care of the details to format the address correctly.
|
||||
* This macro is designed to be called internally to the drivers.
|
||||
*
|
||||
* @param SlaveAddress contains the address of the slave to send to.
|
||||
*
|
||||
* @param Operation indicates XIIC_READ_OPERATION or XIIC_WRITE_OPERATION
|
||||
*
|
||||
* @return
|
||||
*
|
||||
* None.
|
||||
*
|
||||
* @note
|
||||
*
|
||||
* Signature: void XIic_mSend7BitAddr(u16 SlaveAddress, u8 Operation);
|
||||
*
|
||||
******************************************************************************/
|
||||
#define XIic_mSend7BitAddress(BaseAddress, SlaveAddress, Operation) \
|
||||
{ \
|
||||
u8 LocalAddr = (u8)(SlaveAddress << 1); \
|
||||
LocalAddr = (LocalAddr & 0xFE) | (Operation); \
|
||||
XIo_Out8(BaseAddress + XIIC_DTR_REG_OFFSET, LocalAddr); \
|
||||
}
|
||||
|
||||
/************************** Function Prototypes ****************************/
|
||||
|
||||
static unsigned RecvData (u32 BaseAddress, u8 * BufferPtr,
|
||||
unsigned ByteCount);
|
||||
static unsigned SendData (u32 BaseAddress, u8 * BufferPtr,
|
||||
unsigned ByteCount);
|
||||
|
||||
/************************** Variable Definitions **************************/
|
||||
|
||||
|
||||
/****************************************************************************/
|
||||
/**
|
||||
* Receive data as a master on the IIC bus. This function receives the data
|
||||
* using polled I/O and blocks until the data has been received. It only
|
||||
* supports 7 bit addressing and non-repeated start modes of operation. The
|
||||
* user is responsible for ensuring the bus is not busy if multiple masters
|
||||
* are present on the bus.
|
||||
*
|
||||
* @param BaseAddress contains the base address of the IIC device.
|
||||
* @param Address contains the 7 bit IIC address of the device to send the
|
||||
* specified data to.
|
||||
* @param BufferPtr points to the data to be sent.
|
||||
* @param ByteCount is the number of bytes to be sent.
|
||||
*
|
||||
* @return
|
||||
*
|
||||
* The number of bytes received.
|
||||
*
|
||||
* @note
|
||||
*
|
||||
* None
|
||||
*
|
||||
******************************************************************************/
|
||||
unsigned XIic_Recv (u32 BaseAddress, u8 Address,
|
||||
u8 * BufferPtr, unsigned ByteCount)
|
||||
{
|
||||
u8 CntlReg;
|
||||
unsigned RemainingByteCount;
|
||||
|
||||
/* Tx error is enabled incase the address (7 or 10) has no device to answer
|
||||
* with Ack. When only one byte of data, must set NO ACK before address goes
|
||||
* out therefore Tx error must not be enabled as it will go off immediately
|
||||
* and the Rx full interrupt will be checked. If full, then the one byte
|
||||
* was received and the Tx error will be disabled without sending an error
|
||||
* callback msg.
|
||||
*/
|
||||
XIic_mClearIisr (BaseAddress,
|
||||
XIIC_INTR_RX_FULL_MASK | XIIC_INTR_TX_ERROR_MASK |
|
||||
XIIC_INTR_ARB_LOST_MASK);
|
||||
|
||||
/* Set receive FIFO occupancy depth for 1 byte (zero based)
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_RFD_REG_OFFSET, 0);
|
||||
|
||||
/* 7 bit slave address, send the address for a read operation
|
||||
* and set the state to indicate the address has been sent
|
||||
*/
|
||||
XIic_mSend7BitAddress (BaseAddress, Address, XIIC_READ_OPERATION);
|
||||
|
||||
/* MSMS gets set after putting data in FIFO. Start the master receive
|
||||
* operation by setting CR Bits MSMS to Master, if the buffer is only one
|
||||
* byte, then it should not be acknowledged to indicate the end of data
|
||||
*/
|
||||
CntlReg = XIIC_CR_MSMS_MASK | XIIC_CR_ENABLE_DEVICE_MASK;
|
||||
if (ByteCount == 1) {
|
||||
CntlReg |= XIIC_CR_NO_ACK_MASK;
|
||||
}
|
||||
|
||||
/* Write out the control register to start receiving data and call the
|
||||
* function to receive each byte into the buffer
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET, CntlReg);
|
||||
|
||||
/* Clear the latched interrupt status for the bus not busy bit which must
|
||||
* be done while the bus is busy
|
||||
*/
|
||||
XIic_mClearIisr (BaseAddress, XIIC_INTR_BNB_MASK);
|
||||
|
||||
/* Try to receive the data from the IIC bus */
|
||||
|
||||
RemainingByteCount = RecvData (BaseAddress, BufferPtr, ByteCount);
|
||||
/*
|
||||
* The receive is complete, disable the IIC device and return the number of
|
||||
* bytes that was received
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET, 0);
|
||||
|
||||
/* Return the number of bytes that was received */
|
||||
|
||||
return ByteCount - RemainingByteCount;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
*
|
||||
* Receive the specified data from the device that has been previously addressed
|
||||
* on the IIC bus. This function assumes that the 7 bit address has been sent
|
||||
* and it should wait for the transmit of the address to complete.
|
||||
*
|
||||
* @param BaseAddress contains the base address of the IIC device.
|
||||
* @param BufferPtr points to the buffer to hold the data that is received.
|
||||
* @param ByteCount is the number of bytes to be received.
|
||||
*
|
||||
* @return
|
||||
*
|
||||
* The number of bytes remaining to be received.
|
||||
*
|
||||
* @note
|
||||
*
|
||||
* This function does not take advantage of the receive FIFO because it is
|
||||
* designed for minimal code space and complexity. It contains loops that
|
||||
* that could cause the function not to return if the hardware is not working.
|
||||
*
|
||||
* This function assumes that the calling function will disable the IIC device
|
||||
* after this function returns.
|
||||
*
|
||||
******************************************************************************/
|
||||
static unsigned RecvData (u32 BaseAddress, u8 * BufferPtr, unsigned ByteCount)
|
||||
{
|
||||
u8 CntlReg;
|
||||
u32 IntrStatusMask;
|
||||
u32 IntrStatus;
|
||||
|
||||
/* Attempt to receive the specified number of bytes on the IIC bus */
|
||||
|
||||
while (ByteCount > 0) {
|
||||
/* Setup the mask to use for checking errors because when receiving one
|
||||
* byte OR the last byte of a multibyte message an error naturally
|
||||
* occurs when the no ack is done to tell the slave the last byte
|
||||
*/
|
||||
if (ByteCount == 1) {
|
||||
IntrStatusMask =
|
||||
XIIC_INTR_ARB_LOST_MASK | XIIC_INTR_BNB_MASK;
|
||||
} else {
|
||||
IntrStatusMask =
|
||||
XIIC_INTR_ARB_LOST_MASK |
|
||||
XIIC_INTR_TX_ERROR_MASK | XIIC_INTR_BNB_MASK;
|
||||
}
|
||||
|
||||
/* Wait for the previous transmit and the 1st receive to complete
|
||||
* by checking the interrupt status register of the IPIF
|
||||
*/
|
||||
while (1) {
|
||||
IntrStatus = XIIF_V123B_READ_IISR (BaseAddress);
|
||||
if (IntrStatus & XIIC_INTR_RX_FULL_MASK) {
|
||||
break;
|
||||
}
|
||||
/* Check the transmit error after the receive full because when
|
||||
* sending only one byte transmit error will occur because of the
|
||||
* no ack to indicate the end of the data
|
||||
*/
|
||||
if (IntrStatus & IntrStatusMask) {
|
||||
return ByteCount;
|
||||
}
|
||||
}
|
||||
|
||||
CntlReg = XIo_In8 (BaseAddress + XIIC_CR_REG_OFFSET);
|
||||
|
||||
/* Special conditions exist for the last two bytes so check for them
|
||||
* Note that the control register must be setup for these conditions
|
||||
* before the data byte which was already received is read from the
|
||||
* receive FIFO (while the bus is throttled
|
||||
*/
|
||||
if (ByteCount == 1) {
|
||||
/* For the last data byte, it has already been read and no ack
|
||||
* has been done, so clear MSMS while leaving the device enabled
|
||||
* so it can get off the IIC bus appropriately with a stop.
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET,
|
||||
XIIC_CR_ENABLE_DEVICE_MASK);
|
||||
}
|
||||
|
||||
/* Before the last byte is received, set NOACK to tell the slave IIC
|
||||
* device that it is the end, this must be done before reading the byte
|
||||
* from the FIFO
|
||||
*/
|
||||
if (ByteCount == 2) {
|
||||
/* Write control reg with NO ACK allowing last byte to
|
||||
* have the No ack set to indicate to slave last byte read.
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET,
|
||||
CntlReg | XIIC_CR_NO_ACK_MASK);
|
||||
}
|
||||
|
||||
/* Read in data from the FIFO and unthrottle the bus such that the
|
||||
* next byte is read from the IIC bus
|
||||
*/
|
||||
*BufferPtr++ = XIo_In8 (BaseAddress + XIIC_DRR_REG_OFFSET);
|
||||
|
||||
/* Clear the latched interrupt status so that it will be updated with
|
||||
* the new state when it changes, this must be done after the receive
|
||||
* register is read
|
||||
*/
|
||||
XIic_mClearIisr (BaseAddress, XIIC_INTR_RX_FULL_MASK |
|
||||
XIIC_INTR_TX_ERROR_MASK |
|
||||
XIIC_INTR_ARB_LOST_MASK);
|
||||
ByteCount--;
|
||||
}
|
||||
|
||||
/* Wait for the bus to transition to not busy before returning, the IIC
|
||||
* device cannot be disabled until this occurs. It should transition as
|
||||
* the MSMS bit of the control register was cleared before the last byte
|
||||
* was read from the FIFO.
|
||||
*/
|
||||
while (1) {
|
||||
if (XIIF_V123B_READ_IISR (BaseAddress) & XIIC_INTR_BNB_MASK) {
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
return ByteCount;
|
||||
}
|
||||
|
||||
/****************************************************************************/
|
||||
/**
|
||||
* Send data as a master on the IIC bus. This function sends the data
|
||||
* using polled I/O and blocks until the data has been sent. It only supports
|
||||
* 7 bit addressing and non-repeated start modes of operation. The user is
|
||||
* responsible for ensuring the bus is not busy if multiple masters are present
|
||||
* on the bus.
|
||||
*
|
||||
* @param BaseAddress contains the base address of the IIC device.
|
||||
* @param Address contains the 7 bit IIC address of the device to send the
|
||||
* specified data to.
|
||||
* @param BufferPtr points to the data to be sent.
|
||||
* @param ByteCount is the number of bytes to be sent.
|
||||
*
|
||||
* @return
|
||||
*
|
||||
* The number of bytes sent.
|
||||
*
|
||||
* @note
|
||||
*
|
||||
* None
|
||||
*
|
||||
******************************************************************************/
|
||||
unsigned XIic_Send (u32 BaseAddress, u8 Address,
|
||||
u8 * BufferPtr, unsigned ByteCount)
|
||||
{
|
||||
unsigned RemainingByteCount;
|
||||
|
||||
/* Put the address into the FIFO to be sent and indicate that the operation
|
||||
* to be performed on the bus is a write operation
|
||||
*/
|
||||
XIic_mSend7BitAddress (BaseAddress, Address, XIIC_WRITE_OPERATION);
|
||||
|
||||
/* Clear the latched interrupt status so that it will be updated with the
|
||||
* new state when it changes, this must be done after the address is put
|
||||
* in the FIFO
|
||||
*/
|
||||
XIic_mClearIisr (BaseAddress, XIIC_INTR_TX_EMPTY_MASK |
|
||||
XIIC_INTR_TX_ERROR_MASK | XIIC_INTR_ARB_LOST_MASK);
|
||||
|
||||
/* MSMS must be set after putting data into transmit FIFO, indicate the
|
||||
* direction is transmit, this device is master and enable the IIC device
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET,
|
||||
XIIC_CR_MSMS_MASK | XIIC_CR_DIR_IS_TX_MASK |
|
||||
XIIC_CR_ENABLE_DEVICE_MASK);
|
||||
|
||||
/* Clear the latched interrupt
|
||||
* status for the bus not busy bit which must be done while the bus is busy
|
||||
*/
|
||||
XIic_mClearIisr (BaseAddress, XIIC_INTR_BNB_MASK);
|
||||
|
||||
/* Send the specified data to the device on the IIC bus specified by the
|
||||
* the address
|
||||
*/
|
||||
RemainingByteCount = SendData (BaseAddress, BufferPtr, ByteCount);
|
||||
|
||||
/*
|
||||
* The send is complete, disable the IIC device and return the number of
|
||||
* bytes that was sent
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET, 0);
|
||||
|
||||
return ByteCount - RemainingByteCount;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
*
|
||||
* Send the specified buffer to the device that has been previously addressed
|
||||
* on the IIC bus. This function assumes that the 7 bit address has been sent
|
||||
* and it should wait for the transmit of the address to complete.
|
||||
*
|
||||
* @param BaseAddress contains the base address of the IIC device.
|
||||
* @param BufferPtr points to the data to be sent.
|
||||
* @param ByteCount is the number of bytes to be sent.
|
||||
*
|
||||
* @return
|
||||
*
|
||||
* The number of bytes remaining to be sent.
|
||||
*
|
||||
* @note
|
||||
*
|
||||
* This function does not take advantage of the transmit FIFO because it is
|
||||
* designed for minimal code space and complexity. It contains loops that
|
||||
* that could cause the function not to return if the hardware is not working.
|
||||
*
|
||||
******************************************************************************/
|
||||
static unsigned SendData (u32 BaseAddress, u8 * BufferPtr, unsigned ByteCount)
|
||||
{
|
||||
u32 IntrStatus;
|
||||
|
||||
/* Send the specified number of bytes in the specified buffer by polling
|
||||
* the device registers and blocking until complete
|
||||
*/
|
||||
while (ByteCount > 0) {
|
||||
/* Wait for the transmit to be empty before sending any more data
|
||||
* by polling the interrupt status register
|
||||
*/
|
||||
while (1) {
|
||||
IntrStatus = XIIF_V123B_READ_IISR (BaseAddress);
|
||||
|
||||
if (IntrStatus & (XIIC_INTR_TX_ERROR_MASK |
|
||||
XIIC_INTR_ARB_LOST_MASK |
|
||||
XIIC_INTR_BNB_MASK)) {
|
||||
return ByteCount;
|
||||
}
|
||||
|
||||
if (IntrStatus & XIIC_INTR_TX_EMPTY_MASK) {
|
||||
break;
|
||||
}
|
||||
}
|
||||
/* If there is more than one byte to send then put the next byte to send
|
||||
* into the transmit FIFO
|
||||
*/
|
||||
if (ByteCount > 1) {
|
||||
XIo_Out8 (BaseAddress + XIIC_DTR_REG_OFFSET,
|
||||
*BufferPtr++);
|
||||
} else {
|
||||
/* Set the stop condition before sending the last byte of data so that
|
||||
* the stop condition will be generated immediately following the data
|
||||
* This is done by clearing the MSMS bit in the control register.
|
||||
*/
|
||||
XIo_Out8 (BaseAddress + XIIC_CR_REG_OFFSET,
|
||||
XIIC_CR_ENABLE_DEVICE_MASK |
|
||||
XIIC_CR_DIR_IS_TX_MASK);
|
||||
|
||||
/* Put the last byte to send in the transmit FIFO */
|
||||
|
||||
XIo_Out8 (BaseAddress + XIIC_DTR_REG_OFFSET,
|
||||
*BufferPtr++);
|
||||
}
|
||||
|
||||
/* Clear the latched interrupt status register and this must be done after
|
||||
* the transmit FIFO has been written to or it won't clear
|
||||
*/
|
||||
XIic_mClearIisr (BaseAddress, XIIC_INTR_TX_EMPTY_MASK);
|
||||
|
||||
/* Update the byte count to reflect the byte sent and clear the latched
|
||||
* interrupt status so it will be updated for the new state
|
||||
*/
|
||||
ByteCount--;
|
||||
}
|
||||
|
||||
/* Wait for the bus to transition to not busy before returning, the IIC
|
||||
* device cannot be disabled until this occurs.
|
||||
* Note that this is different from a receive operation because the stop
|
||||
* condition causes the bus to go not busy.
|
||||
*/
|
||||
while (1) {
|
||||
if (XIIF_V123B_READ_IISR (BaseAddress) & XIIC_INTR_BNB_MASK) {
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
return ByteCount;
|
||||
}
|
@ -1,150 +0,0 @@
|
||||
/* $Id: xiic_l.h,v 1.2 2002/12/05 19:32:40 meinelte Exp $ */
|
||||
/*****************************************************************************
|
||||
*
|
||||
* XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
|
||||
* AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
|
||||
* SOLUTIONS FOR XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE,
|
||||
* OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
|
||||
* APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
|
||||
* THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
|
||||
* AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
|
||||
* FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
|
||||
* WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
|
||||
* IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
|
||||
* REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
|
||||
* INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE.
|
||||
*
|
||||
* (c) Copyright 2002 Xilinx Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
*****************************************************************************/
|
||||
/****************************************************************************/
|
||||
/**
|
||||
*
|
||||
* @file xiic_l.h
|
||||
*
|
||||
* This header file contains identifiers and low-level driver functions (or
|
||||
* macros) that can be used to access the device. High-level driver functions
|
||||
* are defined in xiic.h.
|
||||
*
|
||||
* <pre>
|
||||
* MODIFICATION HISTORY:
|
||||
*
|
||||
* Ver Who Date Changes
|
||||
* ----- ---- -------- -----------------------------------------------
|
||||
* 1.00b jhl 05/07/02 First release
|
||||
* 1.01c ecm 12/05/02 new rev
|
||||
* </pre>
|
||||
*
|
||||
*****************************************************************************/
|
||||
|
||||
#ifndef XIIC_L_H /* prevent circular inclusions */
|
||||
#define XIIC_L_H /* by using protection macros */
|
||||
|
||||
/***************************** Include Files ********************************/
|
||||
|
||||
#include "xbasic_types.h"
|
||||
|
||||
/************************** Constant Definitions ****************************/
|
||||
|
||||
#define XIIC_MSB_OFFSET 3
|
||||
|
||||
#define XIIC_REG_OFFSET 0x100 + XIIC_MSB_OFFSET
|
||||
|
||||
/*
|
||||
* Register offsets in bytes from RegisterBase. Three is added to the
|
||||
* base offset to access LSB (IBM style) of the word
|
||||
*/
|
||||
#define XIIC_CR_REG_OFFSET 0x00+XIIC_REG_OFFSET /* Control Register */
|
||||
#define XIIC_SR_REG_OFFSET 0x04+XIIC_REG_OFFSET /* Status Register */
|
||||
#define XIIC_DTR_REG_OFFSET 0x08+XIIC_REG_OFFSET /* Data Tx Register */
|
||||
#define XIIC_DRR_REG_OFFSET 0x0C+XIIC_REG_OFFSET /* Data Rx Register */
|
||||
#define XIIC_ADR_REG_OFFSET 0x10+XIIC_REG_OFFSET /* Address Register */
|
||||
#define XIIC_TFO_REG_OFFSET 0x14+XIIC_REG_OFFSET /* Tx FIFO Occupancy */
|
||||
#define XIIC_RFO_REG_OFFSET 0x18+XIIC_REG_OFFSET /* Rx FIFO Occupancy */
|
||||
#define XIIC_TBA_REG_OFFSET 0x1C+XIIC_REG_OFFSET /* 10 Bit Address reg */
|
||||
#define XIIC_RFD_REG_OFFSET 0x20+XIIC_REG_OFFSET /* Rx FIFO Depth reg */
|
||||
|
||||
/* Control Register masks */
|
||||
|
||||
#define XIIC_CR_ENABLE_DEVICE_MASK 0x01 /* Device enable = 1 */
|
||||
#define XIIC_CR_TX_FIFO_RESET_MASK 0x02 /* Transmit FIFO reset=1 */
|
||||
#define XIIC_CR_MSMS_MASK 0x04 /* Master starts Txing=1 */
|
||||
#define XIIC_CR_DIR_IS_TX_MASK 0x08 /* Dir of tx. Txing=1 */
|
||||
#define XIIC_CR_NO_ACK_MASK 0x10 /* Tx Ack. NO ack = 1 */
|
||||
#define XIIC_CR_REPEATED_START_MASK 0x20 /* Repeated start = 1 */
|
||||
#define XIIC_CR_GENERAL_CALL_MASK 0x40 /* Gen Call enabled = 1 */
|
||||
|
||||
/* Status Register masks */
|
||||
|
||||
#define XIIC_SR_GEN_CALL_MASK 0x01 /* 1=a mstr issued a GC */
|
||||
#define XIIC_SR_ADDR_AS_SLAVE_MASK 0x02 /* 1=when addr as slave */
|
||||
#define XIIC_SR_BUS_BUSY_MASK 0x04 /* 1 = bus is busy */
|
||||
#define XIIC_SR_MSTR_RDING_SLAVE_MASK 0x08 /* 1=Dir: mstr <-- slave */
|
||||
#define XIIC_SR_TX_FIFO_FULL_MASK 0x10 /* 1 = Tx FIFO full */
|
||||
#define XIIC_SR_RX_FIFO_FULL_MASK 0x20 /* 1 = Rx FIFO full */
|
||||
#define XIIC_SR_RX_FIFO_EMPTY_MASK 0x40 /* 1 = Rx FIFO empty */
|
||||
|
||||
/* IPIF Interrupt Status Register masks Interrupt occurs when... */
|
||||
|
||||
#define XIIC_INTR_ARB_LOST_MASK 0x01 /* 1 = arbitration lost */
|
||||
#define XIIC_INTR_TX_ERROR_MASK 0x02 /* 1=Tx error/msg complete*/
|
||||
#define XIIC_INTR_TX_EMPTY_MASK 0x04 /* 1 = Tx FIFO/reg empty */
|
||||
#define XIIC_INTR_RX_FULL_MASK 0x08 /* 1=Rx FIFO/reg=OCY level*/
|
||||
#define XIIC_INTR_BNB_MASK 0x10 /* 1 = Bus not busy */
|
||||
#define XIIC_INTR_AAS_MASK 0x20 /* 1 = when addr as slave */
|
||||
#define XIIC_INTR_NAAS_MASK 0x40 /* 1 = not addr as slave */
|
||||
#define XIIC_INTR_TX_HALF_MASK 0x80 /* 1 = TX FIFO half empty */
|
||||
|
||||
/* IPIF Device Interrupt Register masks */
|
||||
|
||||
#define XIIC_IPIF_IIC_MASK 0x00000004UL /* 1=inter enabled */
|
||||
#define XIIC_IPIF_ERROR_MASK 0x00000001UL /* 1=inter enabled */
|
||||
#define XIIC_IPIF_INTER_ENABLE_MASK (XIIC_IPIF_IIC_MASK | \
|
||||
XIIC_IPIF_ERROR_MASK)
|
||||
|
||||
#define XIIC_TX_ADDR_SENT 0x00
|
||||
#define XIIC_TX_ADDR_MSTR_RECV_MASK 0x02
|
||||
|
||||
/* The following constants specify the depth of the FIFOs */
|
||||
|
||||
#define IIC_RX_FIFO_DEPTH 16 /* Rx fifo capacity */
|
||||
#define IIC_TX_FIFO_DEPTH 16 /* Tx fifo capacity */
|
||||
|
||||
/* The following constants specify groups of interrupts that are typically
|
||||
* enabled or disables at the same time
|
||||
*/
|
||||
#define XIIC_TX_INTERRUPTS \
|
||||
(XIIC_INTR_TX_ERROR_MASK | XIIC_INTR_TX_EMPTY_MASK | \
|
||||
XIIC_INTR_TX_HALF_MASK)
|
||||
|
||||
#define XIIC_TX_RX_INTERRUPTS (XIIC_INTR_RX_FULL_MASK | XIIC_TX_INTERRUPTS)
|
||||
|
||||
/* The following constants are used with the following macros to specify the
|
||||
* operation, a read or write operation.
|
||||
*/
|
||||
#define XIIC_READ_OPERATION 1
|
||||
#define XIIC_WRITE_OPERATION 0
|
||||
|
||||
/* The following constants are used with the transmit FIFO fill function to
|
||||
* specify the role which the IIC device is acting as, a master or a slave.
|
||||
*/
|
||||
#define XIIC_MASTER_ROLE 1
|
||||
#define XIIC_SLAVE_ROLE 0
|
||||
|
||||
/**************************** Type Definitions ******************************/
|
||||
|
||||
|
||||
/***************** Macros (Inline Functions) Definitions ********************/
|
||||
|
||||
|
||||
/************************** Function Prototypes *****************************/
|
||||
|
||||
unsigned XIic_Recv(u32 BaseAddress, u8 Address,
|
||||
u8 *BufferPtr, unsigned ByteCount);
|
||||
|
||||
unsigned XIic_Send(u32 BaseAddress, u8 Address,
|
||||
u8 *BufferPtr, unsigned ByteCount);
|
||||
|
||||
#endif /* end of protection macro */
|
Loading…
Reference in New Issue
Block a user