mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-28 23:50:26 +09:00
MIPS: rename INFINEON_EBU_BOOTCFG to CONFIG_SYS_XWAY_EBU_BOOTFG
This define is a board-specific config option and should be renamed to follow the U-Boot naming convention. Additionally, add an explaining comment for this option. Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@googlemail.com> Acked-by: Thomas Langer <thomas.langer@lantiq.com> Signed-off-by: Shinya Kuribayashi <skuribay@pobox.com>
This commit is contained in:
parent
60b74bde92
commit
7185adb48e
@ -64,9 +64,16 @@
|
|||||||
_start:
|
_start:
|
||||||
RVECENT(reset,0) # U-boot entry point
|
RVECENT(reset,0) # U-boot entry point
|
||||||
RVECENT(reset,1) # software reboot
|
RVECENT(reset,1) # software reboot
|
||||||
#ifdef CONFIG_INCA_IP
|
#ifdef CONFIG_SYS_XWAY_EBU_BOOTCFG
|
||||||
.word INFINEON_EBU_BOOTCFG # EBU init code, fetched during
|
/*
|
||||||
.word 0x00000000 # booting phase of the flash
|
* Almost all Lantiq XWAY SoC devices have an external bus unit (EBU) to
|
||||||
|
* access external NOR flashes. If the board boots from NOR flash the
|
||||||
|
* internal BootROM does a blind read at address 0xB0000010 to read the
|
||||||
|
* initial configuration for that EBU in order to access the flash
|
||||||
|
* device with correct parameters. This config option is board-specific.
|
||||||
|
*/
|
||||||
|
.word CONFIG_SYS_XWAY_EBU_BOOTCFG
|
||||||
|
.word 0x00000000
|
||||||
#else
|
#else
|
||||||
RVECENT(romReserved,2)
|
RVECENT(romReserved,2)
|
||||||
#endif
|
#endif
|
||||||
|
@ -41,7 +41,7 @@
|
|||||||
#define CONFIG_CPU_CLOCK_RATE 150000000
|
#define CONFIG_CPU_CLOCK_RATE 150000000
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#define INFINEON_EBU_BOOTCFG 0x40C4 /* CMULT = 8 */
|
#define CONFIG_SYS_XWAY_EBU_BOOTCFG 0x40C4 /* CMULT = 8 */
|
||||||
|
|
||||||
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user