mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-28 23:50:26 +09:00
usb: musb: stub out MUSB_TXCSR_MODE for Blackfin parts
The MUSB_TXCSR_MODE register setting isn't supported on Blackfin musb parts, so stub it out to 0. This matches Linux behavior. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
This commit is contained in:
parent
ff377b1c0e
commit
70fccb3f24
@ -369,6 +369,8 @@ extern void read_fifo(u8 ep, u32 length, void *fifo_data);
|
||||
# define readb(addr) (u8)bfin_read16(addr)
|
||||
# undef writeb
|
||||
# define writeb(b, addr) bfin_write16(addr, b)
|
||||
# undef MUSB_TXCSR_MODE /* not supported */
|
||||
# define MUSB_TXCSR_MODE 0
|
||||
/*
|
||||
* The USB PHY on current Blackfin processors is a UTMI+ level 2 PHY.
|
||||
* However, it has no ULPI support - so there are no registers at all.
|
||||
|
Loading…
Reference in New Issue
Block a user