cache: l2x0: Fix missing write to Auxiliary Control Register
In commitf62782fb29
("cache: l2x0: Fix write to incorrect shared-override bit") we removed writel to regs->pl310_aux_ctrl by accident. This commit restores it back. Fixes:f62782fb29
("cache: l2x0: Fix write to incorrect shared-override bit") Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
This commit is contained in:
parent
15c160301c
commit
653f7c4467
|
@ -36,6 +36,8 @@ static void l2c310_of_parse_and_init(struct udevice *dev)
|
|||
if (dev_read_bool(dev, "arm,shared-override"))
|
||||
saved_reg |= L310_SHARED_ATT_OVERRIDE_ENABLE;
|
||||
|
||||
writel(saved_reg, ®s->pl310_aux_ctrl);
|
||||
|
||||
saved_reg = readl(®s->pl310_tag_latency_ctrl);
|
||||
if (!dev_read_u32_array(dev, "arm,tag-latency", tag, 3))
|
||||
saved_reg |= L310_LATENCY_CTRL_RD(tag[0] - 1) |
|
||||
|
|
Loading…
Reference in New Issue