mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-27 23:20:26 +09:00
microblaze: start.S: Factor out exception setup code to __setup_exceptions
Currently, the exceptions setup code is duplicated in pre-relocation and post-relocation init. Factor out this code to __setup_exceptions asm routine to get rid of the duplication. __setup_exceptions is called with a relocation offset parameter (r5) which is set to zero for pre-reloc init and gd->reloc_off for post-reloc exception setup. Cc: Michal Simek <monstr@monstr.eu> Signed-off-by: Ovidiu Panait <ovidiu.panait@windriver.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
parent
c99e87f828
commit
627085eacf
@ -13,13 +13,6 @@
|
||||
.text
|
||||
.global _start
|
||||
_start:
|
||||
/*
|
||||
* reserve registers:
|
||||
* r10: Stores little/big endian offset for vectors
|
||||
* r2: Stores imm opcode
|
||||
* r3: Stores brai opcode
|
||||
*/
|
||||
|
||||
mts rmsr, r0 /* disable cache */
|
||||
|
||||
addi r8, r0, __end
|
||||
@ -38,102 +31,16 @@ _start:
|
||||
mts rshr, r1
|
||||
addi r1, r1, -4 /* Decrement SP to top of memory */
|
||||
|
||||
/* Find-out if u-boot is running on BIG/LITTLE endian platform
|
||||
* There are some steps which is necessary to keep in mind:
|
||||
* 1. Setup offset value to r6
|
||||
* 2. Store word offset value to address 0x0
|
||||
* 3. Load just byte from address 0x0
|
||||
* 4a) LITTLE endian - r10 contains 0x2 because it is the smallest
|
||||
* value that's why is on address 0x0
|
||||
* 4b) BIG endian - r10 contains 0x0 because 0x2 offset is on addr 0x3
|
||||
*/
|
||||
addik r6, r0, 0x2 /* BIG/LITTLE endian offset */
|
||||
lwi r7, r0, 0x28
|
||||
swi r6, r0, 0x28 /* used first unused MB vector */
|
||||
lbui r10, r0, 0x28 /* used first unused MB vector */
|
||||
swi r7, r0, 0x28
|
||||
|
||||
/* add opcode instruction for 32bit jump - 2 instruction imm & brai */
|
||||
addi r2, r0, 0xb0000000 /* hex b000 opcode imm */
|
||||
addi r3, r0, 0xb8080000 /* hew b808 opcode brai */
|
||||
|
||||
#ifdef CONFIG_SYS_RESET_ADDRESS
|
||||
/* reset address */
|
||||
swi r2, r0, 0x0 /* reset address - imm opcode */
|
||||
swi r3, r0, 0x4 /* reset address - brai opcode */
|
||||
|
||||
addik r6, r0, CONFIG_SYS_RESET_ADDRESS
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x2
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x6
|
||||
sh r6, r0, r8
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_SYS_USR_EXCEP
|
||||
/* user_vector_exception */
|
||||
swi r2, r0, 0x8 /* user vector exception - imm opcode */
|
||||
swi r3, r0, 0xC /* user vector exception - brai opcode */
|
||||
|
||||
addik r6, r0, _exception_handler
|
||||
sw r6, r1, r0
|
||||
/*
|
||||
* BIG ENDIAN memory map for user exception
|
||||
* 0x8: 0xB000XXXX
|
||||
* 0xC: 0xB808XXXX
|
||||
*
|
||||
* then it is necessary to count address for storing the most significant
|
||||
* 16bits from _exception_handler address and copy it to
|
||||
* 0xa address. Big endian use offset in r10=0 that's why is it just
|
||||
* 0xa address. The same is done for the least significant 16 bits
|
||||
* for 0xe address.
|
||||
*
|
||||
* LITTLE ENDIAN memory map for user exception
|
||||
* 0x8: 0xXXXX00B0
|
||||
* 0xC: 0xXXXX08B8
|
||||
*
|
||||
* Offset is for little endian setup to 0x2. rsubi instruction decrease
|
||||
* address value to ensure that points to proper place which is
|
||||
* 0x8 for the most significant 16 bits and
|
||||
* 0xC for the least significant 16 bits
|
||||
*/
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0xa
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0xe
|
||||
sh r6, r0, r8
|
||||
#endif
|
||||
|
||||
/* interrupt_handler */
|
||||
swi r2, r0, 0x10 /* interrupt - imm opcode */
|
||||
swi r3, r0, 0x14 /* interrupt - brai opcode */
|
||||
|
||||
addik r6, r0, _interrupt_handler
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x12
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x16
|
||||
sh r6, r0, r8
|
||||
|
||||
/* hardware exception */
|
||||
swi r2, r0, 0x20 /* hardware exception - imm opcode */
|
||||
swi r3, r0, 0x24 /* hardware exception - brai opcode */
|
||||
|
||||
addik r6, r0, _hw_exception_handler
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x22
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x26
|
||||
sh r6, r0, r8
|
||||
/* Setup vectors with pre-relocation symbols */
|
||||
or r5, r0, r0
|
||||
bralid r15, __setup_exceptions
|
||||
nop
|
||||
#endif /* CONFIG_SPL_BUILD */
|
||||
|
||||
/* Flush cache before enable cache */
|
||||
addik r5, r0, 0
|
||||
addik r6, r0, XILINX_DCACHE_BYTE_SIZE
|
||||
bralid r15, flush_cache
|
||||
bralid r15, flush_cache
|
||||
nop
|
||||
|
||||
/* enable instruction and data cache */
|
||||
@ -182,6 +89,137 @@ _gd:
|
||||
.space GENERATED_GBL_DATA_SIZE
|
||||
|
||||
#ifndef CONFIG_SPL_BUILD
|
||||
.text
|
||||
.ent __setup_exceptions
|
||||
.align 2
|
||||
/*
|
||||
* Set up reset, interrupt, user exception and hardware exception vectors.
|
||||
*
|
||||
* Parameters:
|
||||
* r5 - relocation offset (zero when setting up vectors before
|
||||
* relocation, and gd->reloc_off when setting up vectors after
|
||||
* relocation)
|
||||
* - the relocation offset is added to the _exception_handler,
|
||||
* _interrupt_handler and _hw_exception_handler symbols to reflect the
|
||||
* post-relocation memory addresses
|
||||
*
|
||||
* Reserve registers:
|
||||
* r10: Stores little/big endian offset for vectors
|
||||
* r2: Stores imm opcode
|
||||
* r3: Stores brai opcode
|
||||
*/
|
||||
__setup_exceptions:
|
||||
addik r1, r1, -28
|
||||
swi r2, r1, 4
|
||||
swi r3, r1, 8
|
||||
swi r6, r1, 12
|
||||
swi r7, r1, 16
|
||||
swi r8, r1, 20
|
||||
swi r10, r1, 24
|
||||
|
||||
/* Find-out if u-boot is running on BIG/LITTLE endian platform
|
||||
* There are some steps which is necessary to keep in mind:
|
||||
* 1. Setup offset value to r6
|
||||
* 2. Store word offset value to address 0x0
|
||||
* 3. Load just byte from address 0x0
|
||||
* 4a) LITTLE endian - r10 contains 0x2 because it is the smallest
|
||||
* value that's why is on address 0x0
|
||||
* 4b) BIG endian - r10 contains 0x0 because 0x2 offset is on addr 0x3
|
||||
*/
|
||||
addik r6, r0, 0x2 /* BIG/LITTLE endian offset */
|
||||
lwi r7, r0, 0x28
|
||||
swi r6, r0, 0x28 /* used first unused MB vector */
|
||||
lbui r10, r0, 0x28 /* used first unused MB vector */
|
||||
swi r7, r0, 0x28
|
||||
|
||||
/* add opcode instruction for 32bit jump - 2 instruction imm & brai */
|
||||
addi r2, r0, 0xb0000000 /* hex b000 opcode imm */
|
||||
addi r3, r0, 0xb8080000 /* hew b808 opcode brai */
|
||||
|
||||
#ifdef CONFIG_SYS_RESET_ADDRESS
|
||||
/* reset address */
|
||||
swi r2, r0, 0x0 /* reset address - imm opcode */
|
||||
swi r3, r0, 0x4 /* reset address - brai opcode */
|
||||
|
||||
addik r6, r0, CONFIG_SYS_RESET_ADDRESS
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x2
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x6
|
||||
sh r6, r0, r8
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_SYS_USR_EXCEP
|
||||
/* user_vector_exception */
|
||||
swi r2, r0, 0x8 /* user vector exception - imm opcode */
|
||||
swi r3, r0, 0xC /* user vector exception - brai opcode */
|
||||
|
||||
addik r6, r5, _exception_handler
|
||||
sw r6, r1, r0
|
||||
/*
|
||||
* BIG ENDIAN memory map for user exception
|
||||
* 0x8: 0xB000XXXX
|
||||
* 0xC: 0xB808XXXX
|
||||
*
|
||||
* then it is necessary to count address for storing the most significant
|
||||
* 16bits from _exception_handler address and copy it to
|
||||
* 0xa address. Big endian use offset in r10=0 that's why is it just
|
||||
* 0xa address. The same is done for the least significant 16 bits
|
||||
* for 0xe address.
|
||||
*
|
||||
* LITTLE ENDIAN memory map for user exception
|
||||
* 0x8: 0xXXXX00B0
|
||||
* 0xC: 0xXXXX08B8
|
||||
*
|
||||
* Offset is for little endian setup to 0x2. rsubi instruction decrease
|
||||
* address value to ensure that points to proper place which is
|
||||
* 0x8 for the most significant 16 bits and
|
||||
* 0xC for the least significant 16 bits
|
||||
*/
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0xa
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0xe
|
||||
sh r6, r0, r8
|
||||
#endif
|
||||
|
||||
/* interrupt_handler */
|
||||
swi r2, r0, 0x10 /* interrupt - imm opcode */
|
||||
swi r3, r0, 0x14 /* interrupt - brai opcode */
|
||||
|
||||
addik r6, r5, _interrupt_handler
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x12
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x16
|
||||
sh r6, r0, r8
|
||||
|
||||
/* hardware exception */
|
||||
swi r2, r0, 0x20 /* hardware exception - imm opcode */
|
||||
swi r3, r0, 0x24 /* hardware exception - brai opcode */
|
||||
|
||||
addik r6, r5, _hw_exception_handler
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x22
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x26
|
||||
sh r6, r0, r8
|
||||
|
||||
lwi r10, r1, 24
|
||||
lwi r8, r1, 20
|
||||
lwi r7, r1, 16
|
||||
lwi r6, r1, 12
|
||||
lwi r3, r1, 8
|
||||
lwi r2, r1, 4
|
||||
addik r1, r1, 28
|
||||
|
||||
rtsd r15, 8
|
||||
or r0, r0, r0
|
||||
.end __setup_exceptions
|
||||
|
||||
/*
|
||||
* Read 16bit little endian
|
||||
*/
|
||||
@ -249,39 +287,10 @@ relocate_code:
|
||||
addi r24, r0, CONFIG_SYS_TEXT_BASE /* Get reloc offset */
|
||||
rsub r23, r24, r23 /* keep - this is already here gd->reloc_off */
|
||||
|
||||
addik r6, r0, 0x2 /* BIG/LITTLE endian offset */
|
||||
lwi r7, r0, 0x28
|
||||
swi r6, r0, 0x28 /* used first unused MB vector */
|
||||
lbui r10, r0, 0x28 /* used first unused MB vector */
|
||||
swi r7, r0, 0x28
|
||||
|
||||
#ifdef CONFIG_SYS_USR_EXCEP
|
||||
addik r6, r0, _exception_handler
|
||||
addk r6, r6, r23 /* add offset */
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0xa
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0xe
|
||||
sh r6, r0, r8
|
||||
#endif
|
||||
addik r6, r0, _hw_exception_handler
|
||||
addk r6, r6, r23 /* add offset */
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x22
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x26
|
||||
sh r6, r0, r8
|
||||
|
||||
addik r6, r0, _interrupt_handler
|
||||
addk r6, r6, r23 /* add offset */
|
||||
sw r6, r1, r0
|
||||
lhu r7, r1, r10
|
||||
rsubi r8, r10, 0x12
|
||||
sh r7, r0, r8
|
||||
rsubi r8, r10, 0x16
|
||||
sh r6, r0, r8
|
||||
/* Setup vectors with post-relocation symbols */
|
||||
add r5, r0, r23 /* load gd->reloc_off to r5 */
|
||||
bralid r15, __setup_exceptions
|
||||
nop
|
||||
|
||||
/* Check if GOT exist */
|
||||
addik r21, r23, _got_start
|
||||
|
Loading…
Reference in New Issue
Block a user