mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 15:26:03 +09:00
clk: versal: Add support to enable clocks
Add clock enable functionality in versal clock driver to enable clocks from peripheral drivers using clk_ops. Signed-off-by: T Karthik Reddy <t.karthik.reddy@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
parent
a72a6ae362
commit
60b03f1cc4
|
@ -718,9 +718,20 @@ static ulong versal_clk_set_rate(struct clk *clk, ulong rate)
|
||||||
return clk_rate;
|
return clk_rate;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static int versal_clk_enable(struct clk *clk)
|
||||||
|
{
|
||||||
|
struct versal_clk_priv *priv = dev_get_priv(clk->dev);
|
||||||
|
u32 clk_id;
|
||||||
|
|
||||||
|
clk_id = priv->clk[clk->id].clk_id;
|
||||||
|
|
||||||
|
return xilinx_pm_request(PM_CLOCK_ENABLE, clk_id, 0, 0, 0, NULL);
|
||||||
|
}
|
||||||
|
|
||||||
static struct clk_ops versal_clk_ops = {
|
static struct clk_ops versal_clk_ops = {
|
||||||
.set_rate = versal_clk_set_rate,
|
.set_rate = versal_clk_set_rate,
|
||||||
.get_rate = versal_clk_get_rate,
|
.get_rate = versal_clk_get_rate,
|
||||||
|
.enable = versal_clk_enable,
|
||||||
};
|
};
|
||||||
|
|
||||||
static const struct udevice_id versal_clk_ids[] = {
|
static const struct udevice_id versal_clk_ids[] = {
|
||||||
|
|
Loading…
Reference in New Issue
Block a user