mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-27 23:20:26 +09:00
x86: apl: Add basic IO addresses
Add some fixed IO and mmap addresses for use in the device tree and with some early-init code. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
This commit is contained in:
parent
baaeb92c21
commit
5690d5c8f8
29
arch/x86/include/asm/arch-apollolake/iomap.h
Normal file
29
arch/x86/include/asm/arch-apollolake/iomap.h
Normal file
@ -0,0 +1,29 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* Copyright (C) 2017 Intel Corporation.
|
||||
* Take from coreboot project file of the same name
|
||||
*/
|
||||
|
||||
#ifndef _ASM_ARCH_IOMAP_H
|
||||
#define _ASM_ARCH_IOMAP_H
|
||||
|
||||
#define R_ACPI_PM1_TMR 0x8
|
||||
|
||||
/* Put p2sb at 0xd0000000 in TPL */
|
||||
#define IOMAP_P2SB_BAR 0xd0000000
|
||||
|
||||
#define IOMAP_SPI_BASE 0xfe010000
|
||||
|
||||
#define IOMAP_ACPI_BASE 0x400
|
||||
#define IOMAP_ACPI_SIZE 0x100
|
||||
|
||||
/*
|
||||
* Use UART2. To use UART1 you need to set '2' to '1', change device tree serial
|
||||
* node name and 'reg' property, and update CONFIG_DEBUG_UART_BASE.
|
||||
*/
|
||||
#define PCH_DEV_UART PCI_BDF(0, 0x18, 2)
|
||||
|
||||
#define PCH_DEV_LPC PCI_BDF(0, 0x1f, 0)
|
||||
#define PCH_DEV_SPI PCI_BDF(0, 0x0d, 2)
|
||||
|
||||
#endif
|
Loading…
Reference in New Issue
Block a user