brain-hackers_pepepper-mirror/u-boot-brain
1
0
Fork 0
mirror of https://github.com/brain-hackers/u-boot-brain synced 2024-09-27 15:10:26 +09:00
Code Issues Projects Releases Wiki Activity

MIPS: Make CONFIG_SYS_DCACHE_LINE_SIZE int, not hex

Browse Source 
For consistency with the other cache-related Kconfig entries & the
values actually set by boards, make CONFIG_SYS_DCACHE_LINE_SIZE an int
entry instead of a hex entry.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Fixes: 372286217f ("MIPS: Split I & D cache line size config")
This commit is contained in:
Paul Burton 2016-06-09 13:09:52 +01:00 committed by Daniel Schwierzeck
parent a95800e881
commit 4b7b0a0f06
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/mips/Kconfig
View File

@ -253,7 +253,7 @@ config SYS_DCACHE_SIZE
The total size of the L1 Dcache, if known at compile time.
config SYS_DCACHE_LINE_SIZE
hex
int
default 0
help
The size of L1 Dcache lines, if known at compile time.