mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 16:08:53 +09:00
ARM: UniPhier: fix IECTRL set code for PH1-Pro4
For PH1-Pro4, the bit 6 of the IECTRL must be set. It is the only available bit in this register. There is no effect of the write access to the other bits. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
This commit is contained in:
parent
061ae4c0bb
commit
448437496b
@ -23,6 +23,6 @@ void sg_init(void)
|
|||||||
|
|
||||||
/* Input ports must be enabled before deasserting reset of cores */
|
/* Input ports must be enabled before deasserting reset of cores */
|
||||||
tmp = readl(SG_IECTRL);
|
tmp = readl(SG_IECTRL);
|
||||||
tmp |= 0x1;
|
tmp |= 1 << 6;
|
||||||
writel(tmp, SG_IECTRL);
|
writel(tmp, SG_IECTRL);
|
||||||
}
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user