mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
arm64: xilinx: Print fpga error value in hex
Fpga returns error value when fails, error status should be printed in hex format. Signed-off-by: T Karthik Reddy <t.karthik.reddy@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
parent
f44bd3bcfd
commit
33d3f8e577
|
@ -45,7 +45,7 @@ static int versal_load(xilinx_desc *desc, const void *buf, size_t bsize,
|
||||||
ret = xilinx_pm_request(VERSAL_PM_LOAD_PDI, VERSAL_PM_PDI_TYPE, buf_lo,
|
ret = xilinx_pm_request(VERSAL_PM_LOAD_PDI, VERSAL_PM_PDI_TYPE, buf_lo,
|
||||||
buf_hi, 0, ret_payload);
|
buf_hi, 0, ret_payload);
|
||||||
if (ret)
|
if (ret)
|
||||||
puts("PL FPGA LOAD fail\n");
|
printf("PL FPGA LOAD failed with err: 0x%08x\n", ret);
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
|
@ -239,7 +239,7 @@ static int zynqmp_load(xilinx_desc *desc, const void *buf, size_t bsize,
|
||||||
buf_hi, (u32)bsize, 0, ret_payload);
|
buf_hi, (u32)bsize, 0, ret_payload);
|
||||||
|
|
||||||
if (ret)
|
if (ret)
|
||||||
puts("PL FPGA LOAD fail\n");
|
printf("PL FPGA LOAD failed with err: 0x%08x\n", ret);
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue
Block a user