mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-30 16:40:44 +09:00
pci: layerscape: Fix the BARs disable function
There is not any difference for disabling BARs in RC mode
between PCIe controllers with and without SRIOV.
Fixes: 80afc63fc3
("pci: layerscape: add pci driver based on DM")
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
parent
f8203e3bb5
commit
282d992e1a
@ -312,17 +312,6 @@ static void ls_pcie_drop_msg_tlp(struct ls_pcie *pcie)
|
|||||||
/* Disable all bars in RC mode */
|
/* Disable all bars in RC mode */
|
||||||
static void ls_pcie_disable_bars(struct ls_pcie *pcie)
|
static void ls_pcie_disable_bars(struct ls_pcie *pcie)
|
||||||
{
|
{
|
||||||
u32 sriov;
|
|
||||||
|
|
||||||
sriov = in_le32(pcie->dbi + PCIE_SRIOV);
|
|
||||||
|
|
||||||
/*
|
|
||||||
* TODO: For PCIe controller with SRIOV, the method to disable bars
|
|
||||||
* is different and more complex, so will add later.
|
|
||||||
*/
|
|
||||||
if (PCI_EXT_CAP_ID(sriov) == PCI_EXT_CAP_ID_SRIOV)
|
|
||||||
return;
|
|
||||||
|
|
||||||
dbi_writel(pcie, 0, PCIE_CS2_OFFSET + PCI_BASE_ADDRESS_0);
|
dbi_writel(pcie, 0, PCIE_CS2_OFFSET + PCI_BASE_ADDRESS_0);
|
||||||
dbi_writel(pcie, 0, PCIE_CS2_OFFSET + PCI_BASE_ADDRESS_1);
|
dbi_writel(pcie, 0, PCIE_CS2_OFFSET + PCI_BASE_ADDRESS_1);
|
||||||
dbi_writel(pcie, 0xfffffffe, PCIE_CS2_OFFSET + PCI_ROM_ADDRESS1);
|
dbi_writel(pcie, 0xfffffffe, PCIE_CS2_OFFSET + PCI_ROM_ADDRESS1);
|
||||||
|
Loading…
Reference in New Issue
Block a user