mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
Merge branch 'master' of git://git.denx.de/u-boot-socfpga
- Arria10 DRAM fixes and Gen5 cache fixes
This commit is contained in:
Tom Rini
commit
19c8c9c103
|
|
@ -62,8 +62,8 @@ void v7_outer_cache_enable(void)
|
|||
/* Disable the L2 cache */
|
||||
clrbits_le32(&pl310->pl310_ctrl, L2X0_CTRL_EN);
|
||||
|
||||
writel(0x111, &pl310->pl310_tag_latency_ctrl);
|
||||
writel(0x121, &pl310->pl310_data_latency_ctrl);
|
||||
writel(0x0, &pl310->pl310_tag_latency_ctrl);
|
||||
writel(0x10, &pl310->pl310_data_latency_ctrl);
|
||||
|
||||
/* enable BRESP, instruction and data prefetch, full line of zeroes */
|
||||
setbits_le32(&pl310->pl310_aux_ctrl,
|
||||
|
|
|
|||
|
|
@ -77,6 +77,8 @@ void spl_board_init(void)
|
|||
|
||||
void board_init_f(ulong dummy)
|
||||
{
|
||||
dcache_disable();
|
||||
|
||||
socfpga_init_security_policies();
|
||||
socfpga_sdram_remap_zero();
|
||||
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
if TARGET_SOCFPGA_ARRIA10
|
||||
if TARGET_SOCFPGA_ARRIA10_SOCDK
|
||||
|
||||
config SYS_CPU
|
||||
default "armv7"
|
||||
|
|
|
|||
|
|
@ -31,7 +31,6 @@ static u64 sdram_size_calc(void);
|
|||
#define DDR_REG_CORE2SEQ 0xFFD05078
|
||||
#define DDR_READ_LATENCY_DELAY 40
|
||||
#define DDR_SIZE_2GB_HEX 0x80000000
|
||||
#define DDR_MAX_TRIES 0x00100000
|
||||
|
||||
#define IO48_MMR_DRAMSTS 0xFFCFA0EC
|
||||
#define IO48_MMR_NIOS2_RESERVE0 0xFFCFA110
|
||||
|
|
@ -103,52 +102,18 @@ static int match_ddr_conf(u32 ddr_conf)
|
|||
return 0;
|
||||
}
|
||||
|
||||
/* Check whether SDRAM is successfully Calibrated */
|
||||
static int is_sdram_cal_success(void)
|
||||
{
|
||||
return readl(&socfpga_ecc_hmc_base->ddrcalstat);
|
||||
}
|
||||
|
||||
static unsigned char ddr_get_bit(u32 ereg, unsigned char bit)
|
||||
{
|
||||
u32 reg = readl(ereg);
|
||||
|
||||
return (reg & BIT(bit)) ? 1 : 0;
|
||||
}
|
||||
|
||||
static unsigned char ddr_wait_bit(u32 ereg, u32 bit,
|
||||
u32 expected, u32 timeout_usec)
|
||||
{
|
||||
u32 tmr;
|
||||
|
||||
for (tmr = 0; tmr < timeout_usec; tmr += 100) {
|
||||
udelay(100);
|
||||
WATCHDOG_RESET();
|
||||
if (ddr_get_bit(ereg, bit) == expected)
|
||||
return 0;
|
||||
}
|
||||
|
||||
return 1;
|
||||
}
|
||||
|
||||
static int emif_clear(void)
|
||||
{
|
||||
u32 i = DDR_MAX_TRIES;
|
||||
u8 ret = 0;
|
||||
|
||||
writel(0, DDR_REG_CORE2SEQ);
|
||||
|
||||
do {
|
||||
ret = !wait_for_bit_le32((u32 *)DDR_REG_SEQ2CORE,
|
||||
SEQ2CORE_MASK, 1, 50, 0);
|
||||
} while (ret && (--i > 0));
|
||||
|
||||
return !i;
|
||||
return wait_for_bit_le32((u32 *)DDR_REG_SEQ2CORE,
|
||||
SEQ2CORE_MASK, 0, 1000, 0);
|
||||
}
|
||||
|
||||
static int emif_reset(void)
|
||||
{
|
||||
u32 c2s, s2c;
|
||||
int ret;
|
||||
|
||||
c2s = readl(DDR_REG_CORE2SEQ);
|
||||
s2c = readl(DDR_REG_SEQ2CORE);
|
||||
|
|
@ -159,21 +124,28 @@ static int emif_reset(void)
|
|||
readl(IO48_MMR_NIOS2_RESERVE2),
|
||||
readl(IO48_MMR_DRAMSTS));
|
||||
|
||||
if ((s2c & SEQ2CORE_MASK) && emif_clear()) {
|
||||
debug("failed emif_clear()\n");
|
||||
return -EPERM;
|
||||
if (s2c & SEQ2CORE_MASK) {
|
||||
ret = emif_clear();
|
||||
if (ret) {
|
||||
debug("failed emif_clear()\n");
|
||||
return -EPERM;
|
||||
}
|
||||
}
|
||||
|
||||
writel(CORE2SEQ_INT_REQ, DDR_REG_CORE2SEQ);
|
||||
|
||||
if (ddr_wait_bit(DDR_REG_SEQ2CORE, SEQ2CORE_INT_RESP_BIT, 0, 1000000)) {
|
||||
ret = wait_for_bit_le32((u32 *)DDR_REG_SEQ2CORE,
|
||||
SEQ2CORE_INT_RESP_BIT, false, 1000, false);
|
||||
if (ret) {
|
||||
debug("emif_reset failed to see interrupt acknowledge\n");
|
||||
return -EPERM;
|
||||
} else {
|
||||
debug("emif_reset interrupt acknowledged\n");
|
||||
emif_clear();
|
||||
return ret;
|
||||
}
|
||||
|
||||
if (emif_clear()) {
|
||||
mdelay(1);
|
||||
|
||||
ret = emif_clear();
|
||||
if (ret) {
|
||||
debug("emif_clear() failed\n");
|
||||
return -EPERM;
|
||||
}
|
||||
|
|
@ -189,30 +161,23 @@ static int emif_reset(void)
|
|||
|
||||
static int ddr_setup(void)
|
||||
{
|
||||
int i, j, ddr_setup_complete = 0;
|
||||
int i, ret;
|
||||
|
||||
/* Try 3 times to do a calibration */
|
||||
for (i = 0; (i < 3) && !ddr_setup_complete; i++) {
|
||||
WATCHDOG_RESET();
|
||||
/* Try 32 times to do a calibration */
|
||||
for (i = 0; i < 32; i++) {
|
||||
mdelay(500);
|
||||
ret = wait_for_bit_le32(&socfpga_ecc_hmc_base->ddrcalstat,
|
||||
BIT(0), true, 500, false);
|
||||
if (!ret)
|
||||
return 0;
|
||||
|
||||
/* A delay to wait for calibration bit to set */
|
||||
for (j = 0; (j < 10) && !ddr_setup_complete; j++) {
|
||||
mdelay(500);
|
||||
ddr_setup_complete = is_sdram_cal_success();
|
||||
}
|
||||
|
||||
if (!ddr_setup_complete)
|
||||
if (emif_reset())
|
||||
puts("Error: Failed to reset EMIF\n");
|
||||
ret = emif_reset();
|
||||
if (ret)
|
||||
puts("Error: Failed to reset EMIF\n");
|
||||
}
|
||||
|
||||
/* After 3 times trying calibration */
|
||||
if (!ddr_setup_complete) {
|
||||
puts("Error: Could Not Calibrate SDRAM\n");
|
||||
return -EPERM;
|
||||
}
|
||||
|
||||
return 0;
|
||||
puts("Error: Could Not Calibrate SDRAM\n");
|
||||
return -EPERM;
|
||||
}
|
||||
|
||||
static int sdram_is_ecc_enabled(void)
|
||||
|
|
@ -270,7 +235,7 @@ static u64 sdram_size_calc(void)
|
|||
size *= (2 << (readl(&socfpga_ecc_hmc_base->ddrioctrl) &
|
||||
ALT_ECC_HMC_OCP_DDRIOCTRL_IO_SIZE_MSK));
|
||||
|
||||
debug("SDRAM size=%llu", size);
|
||||
debug("SDRAM size=%llu\n", size);
|
||||
|
||||
return size;
|
||||
}
|
||||
|
|
@ -304,7 +269,7 @@ static void sdram_mmr_init(void)
|
|||
* bit[9:6] = Minor Release #
|
||||
* bit[14:10] = Major Release #
|
||||
*/
|
||||
if ((socfpga_io48_mmr_base->niosreserve1 >> 6) & 0x1FF) {
|
||||
if ((readl(&socfpga_io48_mmr_base->niosreserve1) >> 6) & 0x1FF) {
|
||||
update_value = readl(&socfpga_io48_mmr_base->niosreserve0);
|
||||
writel(((update_value & 0xFF) >> 5),
|
||||
&socfpga_ecc_hmc_base->ddrioctrl);
|
||||
|
|
@ -394,7 +359,7 @@ static void sdram_mmr_init(void)
|
|||
caltim0_cfg_act_to_rdwr -
|
||||
(ctrlcfg0_cfg_ctrl_burst_len >> 2));
|
||||
|
||||
io48_value = ((((socfpga_io48_mmr_base->dramtiming0 &
|
||||
io48_value = ((((readl(&socfpga_io48_mmr_base->dramtiming0) &
|
||||
ALT_IO48_DRAMTIME_MEM_READ_LATENCY_MASK) + 2 + 15 +
|
||||
(ctrlcfg0_cfg_ctrl_burst_len >> 1)) >> 1) -
|
||||
/* Up to here was in memory cycles so divide by 2 */
|
||||
|
|
@ -424,7 +389,7 @@ static void sdram_mmr_init(void)
|
|||
&socfpga_noc_ddr_scheduler_base->ddr_t_main_scheduler_ddrmode);
|
||||
|
||||
/* Configure the read latency [0xFFD12414] */
|
||||
writel(((socfpga_io48_mmr_base->dramtiming0 &
|
||||
writel(((readl(&socfpga_io48_mmr_base->dramtiming0) &
|
||||
ALT_IO48_DRAMTIME_MEM_READ_LATENCY_MASK) >> 1) +
|
||||
DDR_READ_LATENCY_DELAY,
|
||||
&socfpga_noc_ddr_scheduler_base->
|
||||
|
|
|
|||
|
|
@ -15,8 +15,6 @@
|
|||
/*
|
||||
* U-Boot general configurations
|
||||
*/
|
||||
/* Cache options */
|
||||
#define CONFIG_SYS_DCACHE_OFF
|
||||
|
||||
/* Memory configurations */
|
||||
#define PHYS_SDRAM_1_SIZE 0x40000000
|
||||
|
|
|
|||
|
|
@ -275,13 +275,20 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
|
|||
|
||||
/* SPL QSPI boot support */
|
||||
#ifdef CONFIG_SPL_SPI_SUPPORT
|
||||
#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
|
||||
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x40000
|
||||
#elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
|
||||
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x100000
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/* SPL NAND boot support */
|
||||
#ifdef CONFIG_SPL_NAND_SUPPORT
|
||||
#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
|
||||
#if defined(CONFIG_TARGET_SOCFPGA_GEN5)
|
||||
#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
|
||||
#elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
|
||||
#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x100000
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/*
|
||||
|
|
|
|||
Loading…
Reference in New Issue
Block a user