mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-27 23:20:26 +09:00
mmc: am654_sdhci: Add support for writing to clkbuf_sel
Add support for writing new clock buffer select property for both the am654x and j721e 4 bit IPs Signed-off-by: Faiz Abbas <faiz_abbas@ti.com> Signed-off-by: Aswath Govindraju <a-govindraju@ti.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com>
This commit is contained in:
parent
c964447ea3
commit
194c3756c8
@ -48,6 +48,8 @@
|
||||
#define SEL100_MASK BIT(SEL100_SHIFT)
|
||||
#define FREQSEL_SHIFT 8
|
||||
#define FREQSEL_MASK GENMASK(10, 8)
|
||||
#define CLKBUFSEL_SHIFT 0
|
||||
#define CLKBUFSEL_MASK GENMASK(2, 0)
|
||||
#define DLL_TRIM_ICP_SHIFT 4
|
||||
#define DLL_TRIM_ICP_MASK GENMASK(7, 4)
|
||||
#define DR_TY_SHIFT 20
|
||||
@ -92,6 +94,7 @@ struct am654_sdhci_plat {
|
||||
u32 trm_icp;
|
||||
u32 drv_strength;
|
||||
u32 strb_sel;
|
||||
u32 clkbuf_sel;
|
||||
u32 flags;
|
||||
#define DLL_PRESENT BIT(0)
|
||||
#define IOMUX_PRESENT BIT(1)
|
||||
@ -295,6 +298,9 @@ static int am654_sdhci_set_ios_post(struct sdhci_host *host)
|
||||
am654_sdhci_setup_delay_chain(plat, mode);
|
||||
}
|
||||
|
||||
regmap_update_bits(plat->base, PHY_CTRL5, CLKBUFSEL_MASK,
|
||||
plat->clkbuf_sel);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -395,6 +401,9 @@ static int j721e_4bit_sdhci_set_ios_post(struct sdhci_host *host)
|
||||
val = (1 << OTAPDLYENA_SHIFT) | (otap_del_sel << OTAPDLYSEL_SHIFT);
|
||||
regmap_update_bits(plat->base, PHY_CTRL4, mask, val);
|
||||
|
||||
regmap_update_bits(plat->base, PHY_CTRL5, CLKBUFSEL_MASK,
|
||||
plat->clkbuf_sel);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -548,6 +557,8 @@ static int am654_sdhci_of_to_plat(struct udevice *dev)
|
||||
}
|
||||
}
|
||||
|
||||
dev_read_u32(dev, "ti,clkbuf-sel", &plat->clkbuf_sel);
|
||||
|
||||
ret = mmc_of_parse(dev, cfg);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
Loading…
Reference in New Issue
Block a user