mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-31 07:13:44 +09:00
powerpc/mpc8xxx: Fix DDR 3-way interleaving
Should check if interleaving is enabled before using interleaving mode. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
This commit is contained in:
parent
054dfd9b9d
commit
0a7c5353a4
@ -541,15 +541,18 @@ phys_size_t fsl_ddr_sdram(void)
|
|||||||
total_memory = fsl_ddr_compute(&info, STEP_GET_SPD, 0);
|
total_memory = fsl_ddr_compute(&info, STEP_GET_SPD, 0);
|
||||||
|
|
||||||
/* setup 3-way interleaving before enabling DDRC */
|
/* setup 3-way interleaving before enabling DDRC */
|
||||||
|
if (info.memctl_opts[0].memctl_interleaving) {
|
||||||
switch (info.memctl_opts[0].memctl_interleaving_mode) {
|
switch (info.memctl_opts[0].memctl_interleaving_mode) {
|
||||||
case FSL_DDR_3WAY_1KB_INTERLEAVING:
|
case FSL_DDR_3WAY_1KB_INTERLEAVING:
|
||||||
case FSL_DDR_3WAY_4KB_INTERLEAVING:
|
case FSL_DDR_3WAY_4KB_INTERLEAVING:
|
||||||
case FSL_DDR_3WAY_8KB_INTERLEAVING:
|
case FSL_DDR_3WAY_8KB_INTERLEAVING:
|
||||||
fsl_ddr_set_intl3r(info.memctl_opts[0].memctl_interleaving_mode);
|
fsl_ddr_set_intl3r(
|
||||||
|
info.memctl_opts[0].memctl_interleaving_mode);
|
||||||
break;
|
break;
|
||||||
default:
|
default:
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
}
|
||||||
|
|
||||||
/* Program configuration registers. */
|
/* Program configuration registers. */
|
||||||
for (i = 0; i < CONFIG_NUM_DDR_CONTROLLERS; i++) {
|
for (i = 0; i < CONFIG_NUM_DDR_CONTROLLERS; i++) {
|
||||||
|
Loading…
Reference in New Issue
Block a user