mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 03:36:16 +09:00
6 lines
226 B
Plaintext
6 lines
226 B
Plaintext
|
CONFIG_SYS_FSL_ESDHC_LE means ESDHC IP is in little-endian mode.
|
||
|
|
CONFIG_SYS_FSL_ESDHC_BE means ESDHC IP is in big-endian mode.
|
||
|
|
|
||
|
|
Accessing ESDHC registers can be determined by ESDHC IP's endian
|
||
|
|
mode or processor's endian mode.
|