2018-05-07 06:58:06 +09:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2010-02-05 23:11:27 +09:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2000-2003
|
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
|
|
|
|
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2019-12-29 02:44:58 +09:00
|
|
|
#include <clock_legacy.h>
|
2010-02-05 23:11:27 +09:00
|
|
|
#include <asm/arch/imx-regs.h>
|
2010-03-06 01:54:37 +09:00
|
|
|
#include <asm/arch/clock.h>
|
2010-02-05 23:11:27 +09:00
|
|
|
|
2019-06-21 12:42:28 +09:00
|
|
|
#ifdef CONFIG_FSL_ESDHC_IMX
|
2010-12-21 10:27:51 +09:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#endif
|
|
|
|
|
2010-02-05 23:11:27 +09:00
|
|
|
int get_clocks(void)
|
|
|
|
{
|
2019-06-21 12:42:28 +09:00
|
|
|
#ifdef CONFIG_FSL_ESDHC_IMX
|
2012-06-14 12:44:33 +09:00
|
|
|
#ifdef CONFIG_FSL_USDHC
|
2012-09-27 19:24:37 +09:00
|
|
|
#if CONFIG_SYS_FSL_ESDHC_ADDR == USDHC2_BASE_ADDR
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC3_BASE_ADDR
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC4_BASE_ADDR
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#else
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#endif
|
|
|
|
#else
|
|
|
|
#if CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC2_BASE_ADDR
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#elif CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC3_BASE_ADDR
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#elif CONFIG_SYS_FSL_ESDHC_ADDR == MMC_SDHC4_BASE_ADDR
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
|
2012-06-14 12:44:33 +09:00
|
|
|
#else
|
2012-12-14 05:49:05 +09:00
|
|
|
gd->arch.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
|
2012-09-27 19:24:37 +09:00
|
|
|
#endif
|
2012-06-14 12:44:33 +09:00
|
|
|
#endif
|
2010-02-05 23:11:27 +09:00
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|