2003-03-27 21:09:35 +09:00
|
|
|
/*
|
|
|
|
* Startup Code for MIPS32 CPU-core
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003 Wolfgang Denk <wd@denx.de>
|
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
|
|
|
|
2010-10-26 21:34:52 +09:00
|
|
|
#include <asm-offsets.h>
|
2003-03-27 21:09:35 +09:00
|
|
|
#include <config.h>
|
|
|
|
#include <asm/regdef.h>
|
|
|
|
#include <asm/mipsregs.h>
|
|
|
|
|
2011-07-27 20:22:38 +09:00
|
|
|
#ifndef CONFIG_SYS_MIPS_CACHE_MODE
|
|
|
|
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
|
|
|
|
#endif
|
|
|
|
|
2008-03-25 21:30:07 +09:00
|
|
|
/*
|
|
|
|
* For the moment disable interrupts, mark the kernel mode and
|
|
|
|
* set ST0_KX so that the CPU does not spit fire when using
|
|
|
|
* 64-bit addresses.
|
|
|
|
*/
|
|
|
|
.macro setup_c0_status set clr
|
|
|
|
.set push
|
|
|
|
mfc0 t0, CP0_STATUS
|
|
|
|
or t0, ST0_CU0 | \set | 0x1f | \clr
|
|
|
|
xor t0, 0x1f | \clr
|
|
|
|
mtc0 t0, CP0_STATUS
|
|
|
|
.set noreorder
|
|
|
|
sll zero, 3 # ehb
|
|
|
|
.set pop
|
|
|
|
.endm
|
|
|
|
|
2003-03-27 21:09:35 +09:00
|
|
|
.set noreorder
|
|
|
|
|
|
|
|
.globl _start
|
|
|
|
.text
|
|
|
|
_start:
|
2013-02-13 06:22:12 +09:00
|
|
|
/* U-boot entry point */
|
|
|
|
b reset
|
|
|
|
nop
|
|
|
|
|
|
|
|
.org 0x10
|
2013-05-22 12:57:46 +09:00
|
|
|
#if defined(CONFIG_SYS_XWAY_EBU_BOOTCFG)
|
2011-07-27 20:22:37 +09:00
|
|
|
/*
|
|
|
|
* Almost all Lantiq XWAY SoC devices have an external bus unit (EBU) to
|
|
|
|
* access external NOR flashes. If the board boots from NOR flash the
|
|
|
|
* internal BootROM does a blind read at address 0xB0000010 to read the
|
|
|
|
* initial configuration for that EBU in order to access the flash
|
|
|
|
* device with correct parameters. This config option is board-specific.
|
|
|
|
*/
|
|
|
|
.word CONFIG_SYS_XWAY_EBU_BOOTCFG
|
2013-02-13 06:22:12 +09:00
|
|
|
.word 0x0
|
2013-05-22 12:57:46 +09:00
|
|
|
#elif defined(CONFIG_QEMU_MALTA)
|
|
|
|
/*
|
|
|
|
* Linux expects the Board ID here.
|
|
|
|
*/
|
|
|
|
.word 0x00000420 # 0x420 (Malta Board with CoreLV)
|
|
|
|
.word 0x00000000
|
2003-03-27 21:09:35 +09:00
|
|
|
#endif
|
2003-06-28 06:31:46 +09:00
|
|
|
|
2013-02-13 06:22:12 +09:00
|
|
|
.org 0x200
|
|
|
|
/* TLB refill, 32 bit task */
|
|
|
|
1: b 1b
|
|
|
|
nop
|
|
|
|
|
|
|
|
.org 0x280
|
|
|
|
/* XTLB refill, 64 bit task */
|
|
|
|
1: b 1b
|
|
|
|
nop
|
|
|
|
|
|
|
|
.org 0x300
|
|
|
|
/* Cache error exception */
|
|
|
|
1: b 1b
|
|
|
|
nop
|
|
|
|
|
|
|
|
.org 0x380
|
|
|
|
/* General exception */
|
|
|
|
1: b 1b
|
|
|
|
nop
|
|
|
|
|
|
|
|
.org 0x400
|
|
|
|
/* Catch interrupt exceptions */
|
|
|
|
1: b 1b
|
|
|
|
nop
|
|
|
|
|
|
|
|
.org 0x480
|
|
|
|
/* EJTAG debug exception */
|
|
|
|
1: b 1b
|
|
|
|
nop
|
|
|
|
|
2003-03-27 21:09:35 +09:00
|
|
|
.align 4
|
|
|
|
reset:
|
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* Clear watch registers */
|
2003-03-27 21:09:35 +09:00
|
|
|
mtc0 zero, CP0_WATCHLO
|
|
|
|
mtc0 zero, CP0_WATCHHI
|
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* WP(Watch Pending), SW0/1 should be cleared */
|
2008-03-25 21:30:07 +09:00
|
|
|
mtc0 zero, CP0_CAUSE
|
|
|
|
|
2013-02-13 06:22:12 +09:00
|
|
|
setup_c0_status 0 0
|
2003-03-27 21:09:35 +09:00
|
|
|
|
|
|
|
/* Init Timer */
|
|
|
|
mtc0 zero, CP0_COUNT
|
|
|
|
mtc0 zero, CP0_COMPARE
|
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
2003-03-27 21:09:35 +09:00
|
|
|
/* CONFIG0 register */
|
|
|
|
li t0, CONF_CM_UNCACHED
|
|
|
|
mtc0 t0, CP0_CONFIG
|
2011-05-07 00:18:13 +09:00
|
|
|
#endif
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* Initialize $gp */
|
2007-10-27 15:27:06 +09:00
|
|
|
bal 1f
|
2011-05-07 00:18:13 +09:00
|
|
|
nop
|
2007-10-21 10:55:36 +09:00
|
|
|
.word _gp
|
2007-10-27 15:27:06 +09:00
|
|
|
1:
|
2007-11-17 20:05:26 +09:00
|
|
|
lw gp, 0(ra)
|
2005-12-01 10:15:07 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
/* Initialize any external memory */
|
2007-10-27 15:27:06 +09:00
|
|
|
la t9, lowlevel_init
|
|
|
|
jalr t9
|
2011-05-07 00:18:13 +09:00
|
|
|
nop
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* Initialize caches... */
|
2007-10-27 15:27:06 +09:00
|
|
|
la t9, mips_cache_reset
|
|
|
|
jalr t9
|
2011-05-07 00:18:13 +09:00
|
|
|
nop
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* ... and enable them */
|
2011-07-27 20:22:38 +09:00
|
|
|
li t0, CONFIG_SYS_MIPS_CACHE_MODE
|
2003-03-27 21:09:35 +09:00
|
|
|
mtc0 t0, CP0_CONFIG
|
2011-05-07 00:18:13 +09:00
|
|
|
#endif
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* Set up temporary stack */
|
2013-01-24 15:27:52 +09:00
|
|
|
li sp, CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_INIT_SP_OFFSET
|
2003-03-27 21:09:35 +09:00
|
|
|
|
|
|
|
la t9, board_init_f
|
2008-04-17 23:35:13 +09:00
|
|
|
jr t9
|
2011-05-07 00:18:13 +09:00
|
|
|
nop
|
2003-03-27 21:09:35 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* void relocate_code (addr_sp, gd, addr_moni)
|
|
|
|
*
|
|
|
|
* This "function" does not return, instead it continues in RAM
|
|
|
|
* after relocating the monitor code.
|
|
|
|
*
|
|
|
|
* a0 = addr_sp
|
|
|
|
* a1 = gd
|
|
|
|
* a2 = destination address
|
|
|
|
*/
|
|
|
|
.globl relocate_code
|
|
|
|
.ent relocate_code
|
|
|
|
relocate_code:
|
2011-05-07 00:18:13 +09:00
|
|
|
move sp, a0 # set new stack pointer
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2013-01-24 15:27:53 +09:00
|
|
|
move s0, a1 # save gd in s0
|
|
|
|
move s2, a2 # save destination address in s2
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
li t0, CONFIG_SYS_MONITOR_BASE
|
2013-01-24 15:27:54 +09:00
|
|
|
sub s1, s2, t0 # s1 <-- relocation offset
|
|
|
|
|
2003-07-25 08:38:38 +09:00
|
|
|
la t3, in_ram
|
2013-02-13 06:22:13 +09:00
|
|
|
lw t2, -12(t3) # t2 <-- __image_copy_end
|
2003-07-25 08:38:38 +09:00
|
|
|
move t1, a2
|
|
|
|
|
2013-01-24 15:27:54 +09:00
|
|
|
add gp, s1 # adjust gp
|
2003-06-28 06:31:46 +09:00
|
|
|
|
2003-03-27 21:09:35 +09:00
|
|
|
/*
|
|
|
|
* t0 = source address
|
|
|
|
* t1 = target address
|
|
|
|
* t2 = source end address
|
|
|
|
*/
|
|
|
|
1:
|
|
|
|
lw t3, 0(t0)
|
|
|
|
sw t3, 0(t1)
|
|
|
|
addu t0, 4
|
2013-01-24 15:27:51 +09:00
|
|
|
blt t0, t2, 1b
|
2011-05-07 00:18:13 +09:00
|
|
|
addu t1, 4
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* If caches were enabled, we would have to flush them here. */
|
2013-01-24 15:27:55 +09:00
|
|
|
sub a1, t1, s2 # a1 <-- size
|
2008-11-19 00:36:12 +09:00
|
|
|
la t9, flush_cache
|
|
|
|
jalr t9
|
2013-01-24 15:27:55 +09:00
|
|
|
move a0, s2 # a0 <-- destination address
|
2008-11-19 00:36:12 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
/* Jump to where we've relocated ourselves */
|
2008-11-19 00:36:12 +09:00
|
|
|
addi t0, s2, in_ram - _start
|
2008-04-17 23:35:13 +09:00
|
|
|
jr t0
|
2011-05-07 00:18:13 +09:00
|
|
|
nop
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2013-02-13 06:22:13 +09:00
|
|
|
.word __rel_dyn_end
|
|
|
|
.word __rel_dyn_start
|
2013-02-13 06:22:13 +09:00
|
|
|
.word __image_copy_end
|
2008-05-05 20:04:00 +09:00
|
|
|
.word _GLOBAL_OFFSET_TABLE_
|
2003-03-27 21:09:35 +09:00
|
|
|
.word num_got_entries
|
|
|
|
|
|
|
|
in_ram:
|
2007-10-21 10:55:36 +09:00
|
|
|
/*
|
|
|
|
* Now we want to update GOT.
|
|
|
|
*
|
|
|
|
* GOT[0] is reserved. GOT[1] is also reserved for the dynamic object
|
|
|
|
* generated by GNU ld. Skip these reserved entries from relocation.
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
2011-05-07 00:18:13 +09:00
|
|
|
lw t3, -4(t0) # t3 <-- num_got_entries
|
2013-06-13 19:59:27 +09:00
|
|
|
lw t8, -8(t0) # t8 <-- _GLOBAL_OFFSET_TABLE_
|
|
|
|
add t8, s1 # t8 now holds relocated _G_O_T_
|
|
|
|
addi t8, t8, 8 # skipping first two entries
|
2003-03-27 21:09:35 +09:00
|
|
|
li t2, 2
|
|
|
|
1:
|
2013-06-13 19:59:27 +09:00
|
|
|
lw t1, 0(t8)
|
2003-03-27 21:09:35 +09:00
|
|
|
beqz t1, 2f
|
2011-05-07 00:18:13 +09:00
|
|
|
add t1, s1
|
2013-06-13 19:59:27 +09:00
|
|
|
sw t1, 0(t8)
|
2003-03-27 21:09:35 +09:00
|
|
|
2:
|
|
|
|
addi t2, 1
|
|
|
|
blt t2, t3, 1b
|
2013-06-13 19:59:27 +09:00
|
|
|
addi t8, 4
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2013-02-13 06:22:13 +09:00
|
|
|
/* Update dynamic relocations */
|
|
|
|
lw t1, -16(t0) # t1 <-- __rel_dyn_start
|
|
|
|
lw t2, -20(t0) # t2 <-- __rel_dyn_end
|
|
|
|
|
|
|
|
b 2f # skip first reserved entry
|
|
|
|
addi t1, 8
|
|
|
|
|
|
|
|
1:
|
2013-06-13 19:59:28 +09:00
|
|
|
lw t8, -4(t1) # t8 <-- relocation info
|
2013-02-13 06:22:13 +09:00
|
|
|
|
2013-06-13 19:59:28 +09:00
|
|
|
li t3, 3
|
|
|
|
bne t8, t3, 2f # skip non R_MIPS_REL32 entries
|
2013-02-13 06:22:13 +09:00
|
|
|
nop
|
|
|
|
|
|
|
|
lw t3, -8(t1) # t3 <-- location to fix up in FLASH
|
|
|
|
|
2013-06-13 19:59:27 +09:00
|
|
|
lw t8, 0(t3) # t8 <-- original pointer
|
|
|
|
add t8, s1 # t8 <-- adjusted pointer
|
2013-02-13 06:22:13 +09:00
|
|
|
|
|
|
|
add t3, s1 # t3 <-- location to fix up in RAM
|
2013-06-13 19:59:27 +09:00
|
|
|
sw t8, 0(t3)
|
2013-02-13 06:22:13 +09:00
|
|
|
|
|
|
|
2:
|
|
|
|
blt t1, t2, 1b
|
|
|
|
addi t1, 8 # each rel.dyn entry is 8 bytes
|
|
|
|
|
2013-02-13 06:22:13 +09:00
|
|
|
/*
|
|
|
|
* Clear BSS
|
|
|
|
*
|
|
|
|
* GOT is now relocated. Thus __bss_start and __bss_end can be
|
|
|
|
* accessed directly via $gp.
|
|
|
|
*/
|
|
|
|
la t1, __bss_start # t1 <-- __bss_start
|
|
|
|
la t2, __bss_end # t2 <-- __bss_end
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2007-10-27 15:27:06 +09:00
|
|
|
1:
|
2013-02-13 06:22:13 +09:00
|
|
|
sw zero, 0(t1)
|
|
|
|
blt t1, t2, 1b
|
|
|
|
addi t1, 4
|
2003-06-28 06:31:46 +09:00
|
|
|
|
2011-05-07 00:18:13 +09:00
|
|
|
move a0, s0 # a0 <-- gd
|
2003-03-27 21:09:35 +09:00
|
|
|
la t9, board_init_r
|
2008-04-17 23:35:13 +09:00
|
|
|
jr t9
|
2011-05-07 00:18:13 +09:00
|
|
|
move a1, s2
|
2003-03-27 21:09:35 +09:00
|
|
|
|
|
|
|
.end relocate_code
|