u-boot-brain/include/dt-bindings/net/qca-ar803x.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Device Tree constants for the Qualcomm Atheros AR803x PHYs
 */

#ifndef _DT_BINDINGS_QCA_AR803X_H
#define _DT_BINDINGS_QCA_AR803X_H

#define AR803X_STRENGTH_FULL		0
#define AR803X_STRENGTH_HALF		1
#define AR803X_STRENGTH_QUARTER		2

#endif
phy: atheros: add device tree bindings and config Add support for configuring the CLK_25M pin as well as the RGMII I/O voltage by the device tree. By default the AT803x PHYs outputs the 25MHz clock of the XTAL input. But this output can also be changed by software to other frequencies. This commit introduces a generic way to configure this output. Also the PHY supports different RGMII I/O voltages: 1.5V, 1.8V and 2.5V. An internal LDO is able to provide 1.5V (default) and 1.8V. The 2.5V option needs an external supply voltage. This commit adds support to switch the internal LDO to 1.8V. Signed-off-by: Michael Walle <michael@walle.cc> Acked-by: Joe Hershberger <joe.hershberger@ni.com> 2020-05-07 07:11:57 +09:00			`/* SPDX-License-Identifier: GPL-2.0-only */`
			`/*`
			`* Device Tree constants for the Qualcomm Atheros AR803x PHYs`
			`*/`

			`#ifndef _DT_BINDINGS_QCA_AR803X_H`
			`#define _DT_BINDINGS_QCA_AR803X_H`

			`#define AR803X_STRENGTH_FULL 0`
			`#define AR803X_STRENGTH_HALF 1`
			`#define AR803X_STRENGTH_QUARTER 2`

			`#endif`