mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 04:36:16 +09:00
13 lines
365 B
Plaintext
13 lines
365 B
Plaintext
|
|
||
|
|
config STM32MP1_DDR
|
||
|
|
bool "STM32MP1 DDR driver"
|
||
|
|
depends on DM && OF_CONTROL && ARCH_STM32MP
|
||
|
|
select RAM
|
||
|
|
select SPL_RAM if SPL
|
||
|
|
default y
|
||
|
|
help
|
||
|
|
activate STM32MP1 DDR controller driver for STM32MP1 soc
|
||
|
|
family: support for LPDDR2, LPDDR3 and DDR3
|
||
|
|
the SDRAM parameters for controleur and phy need to be provided
|
||
|
|
in device tree (computed by DDR tuning tools)
|