2015-11-20 21:17:22 +09:00
|
|
|
/*
|
|
|
|
* Copyright 2015 - 2016 Xilinx, Inc.
|
|
|
|
*
|
|
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <debug_uart.h>
|
|
|
|
#include <spl.h>
|
|
|
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/spl.h>
|
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
|
|
|
|
void board_init_f(ulong dummy)
|
|
|
|
{
|
|
|
|
psu_init();
|
|
|
|
board_early_init_r();
|
|
|
|
|
|
|
|
#ifdef CONFIG_DEBUG_UART
|
|
|
|
/* Uart debug for sure */
|
|
|
|
debug_uart_init();
|
|
|
|
puts("Debug uart enabled\n"); /* or printch() */
|
|
|
|
#endif
|
|
|
|
/* Delay is required for clocks to be propagated */
|
|
|
|
udelay(1000000);
|
|
|
|
|
|
|
|
/* Clear the BSS */
|
|
|
|
memset(__bss_start, 0, __bss_end - __bss_start);
|
|
|
|
|
|
|
|
/* No need to call timer init - it is empty for ZynqMP */
|
|
|
|
board_init_r(NULL, 0);
|
|
|
|
}
|
|
|
|
|
2016-08-15 16:41:36 +09:00
|
|
|
static void ps_mode_reset(ulong mode)
|
|
|
|
{
|
|
|
|
writel(mode << ZYNQMP_CRL_APB_BOOT_PIN_CTRL_OUT_EN_SHIFT,
|
|
|
|
&crlapb_base->boot_pin_ctrl);
|
|
|
|
udelay(5);
|
|
|
|
writel(mode << ZYNQMP_CRL_APB_BOOT_PIN_CTRL_OUT_VAL_SHIFT |
|
|
|
|
mode << ZYNQMP_CRL_APB_BOOT_PIN_CTRL_OUT_EN_SHIFT,
|
|
|
|
&crlapb_base->boot_pin_ctrl);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set default PS_MODE1 which is used for USB ULPI phy reset
|
|
|
|
* Also other resets can be connected to this certain pin
|
|
|
|
*/
|
|
|
|
#ifndef MODE_RESET
|
|
|
|
# define MODE_RESET PS_MODE1
|
|
|
|
#endif
|
|
|
|
|
2015-11-20 21:17:22 +09:00
|
|
|
#ifdef CONFIG_SPL_BOARD_INIT
|
|
|
|
void spl_board_init(void)
|
|
|
|
{
|
|
|
|
preloader_console_init();
|
2016-08-15 16:41:36 +09:00
|
|
|
ps_mode_reset(MODE_RESET);
|
2015-11-20 21:17:22 +09:00
|
|
|
board_init();
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
u32 spl_boot_device(void)
|
|
|
|
{
|
|
|
|
u32 reg = 0;
|
|
|
|
u8 bootmode;
|
|
|
|
|
2016-08-30 23:17:27 +09:00
|
|
|
#if defined(CONFIG_SPL_ZYNQMP_ALT_BOOTMODE_ENABLED)
|
|
|
|
/* Change default boot mode at run-time */
|
2016-10-25 18:43:02 +09:00
|
|
|
writel(CONFIG_SPL_ZYNQMP_ALT_BOOTMODE << BOOT_MODE_ALT_SHIFT,
|
2016-08-30 23:17:27 +09:00
|
|
|
&crlapb_base->boot_mode);
|
|
|
|
#endif
|
|
|
|
|
2015-11-20 21:17:22 +09:00
|
|
|
reg = readl(&crlapb_base->boot_mode);
|
2016-10-25 18:43:02 +09:00
|
|
|
if (reg >> BOOT_MODE_ALT_SHIFT)
|
|
|
|
reg >>= BOOT_MODE_ALT_SHIFT;
|
|
|
|
|
2015-11-20 21:17:22 +09:00
|
|
|
bootmode = reg & BOOT_MODES_MASK;
|
|
|
|
|
|
|
|
switch (bootmode) {
|
|
|
|
case JTAG_MODE:
|
|
|
|
return BOOT_DEVICE_RAM;
|
|
|
|
#ifdef CONFIG_SPL_MMC_SUPPORT
|
|
|
|
case EMMC_MODE:
|
|
|
|
case SD_MODE:
|
|
|
|
case SD_MODE1:
|
|
|
|
return BOOT_DEVICE_MMC1;
|
2016-08-19 21:14:52 +09:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPL_DFU_SUPPORT
|
|
|
|
case USB_MODE:
|
|
|
|
return BOOT_DEVICE_DFU;
|
2015-11-20 21:17:22 +09:00
|
|
|
#endif
|
|
|
|
default:
|
|
|
|
printf("Invalid Boot Mode:0x%x\n", bootmode);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-05-15 06:42:07 +09:00
|
|
|
u32 spl_boot_mode(const u32 boot_device)
|
2015-11-20 21:17:22 +09:00
|
|
|
{
|
|
|
|
switch (spl_boot_device()) {
|
|
|
|
case BOOT_DEVICE_RAM:
|
|
|
|
return 0;
|
|
|
|
case BOOT_DEVICE_MMC1:
|
|
|
|
return MMCSD_MODE_FS;
|
|
|
|
default:
|
|
|
|
puts("spl: error: unsupported device\n");
|
|
|
|
hang();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
__weak void psu_init(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* This function is overridden by the one in
|
|
|
|
* board/xilinx/zynqmp/(platform)/psu_init_gpl.c, if it exists.
|
|
|
|
*/
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_SPL_OS_BOOT
|
|
|
|
int spl_start_uboot(void)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_SPL_LOAD_FIT
|
|
|
|
int board_fit_config_name_match(const char *name)
|
|
|
|
{
|
|
|
|
/* Just empty function now - can't decide what to choose */
|
|
|
|
debug("%s: %s\n", __func__, name);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|