2015-09-02 07:41:52 +09:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_SOCFPGA=y
|
2015-09-28 21:14:15 +09:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_DM_GPIO=y
|
2015-09-02 07:41:52 +09:00
|
|
|
CONFIG_TARGET_SOCFPGA_TERASIC_DE0_NANO=y
|
2015-11-11 22:39:33 +09:00
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
2015-09-02 07:41:52 +09:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_de0_nano_soc"
|
|
|
|
CONFIG_SPL=y
|
2015-09-28 21:14:15 +09:00
|
|
|
CONFIG_SPL_STACK_R=y
|
2015-09-02 07:41:52 +09:00
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
2015-11-11 22:39:33 +09:00
|
|
|
CONFIG_CMD_GPIO=y
|
2015-09-28 21:14:15 +09:00
|
|
|
CONFIG_SPL_SIMPLE_BUS=y
|
|
|
|
CONFIG_DWAPB_GPIO=y
|
2015-09-02 07:41:52 +09:00
|
|
|
CONFIG_DM_ETH=y
|
|
|
|
CONFIG_ETH_DESIGNWARE=y
|
2015-11-19 22:48:14 +09:00
|
|
|
CONFIG_SYS_NS16550=y
|
2015-11-25 22:34:53 +09:00
|
|
|
CONFIG_CADENCE_QSPI=y
|
|
|
|
CONFIG_DESIGNWARE_SPI=y
|
2015-12-01 04:40:07 +09:00
|
|
|
CONFIG_DM_MMC=y
|