mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 13:23:20 +09:00
120 lines
2.9 KiB
C
120 lines
2.9 KiB
C
![]() |
/*
|
||
|
* Copyright (C) 2015 Technexion Ltd.
|
||
|
*
|
||
|
* Author: Richard Hu <richard.hu@technexion.com>
|
||
|
*
|
||
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
*/
|
||
|
|
||
|
#include <asm/arch/clock.h>
|
||
|
#include <asm/arch/iomux.h>
|
||
|
#include <asm/arch/imx-regs.h>
|
||
|
#include <asm/arch/crm_regs.h>
|
||
|
#include <asm/arch/mx6-pins.h>
|
||
|
#include <asm/arch/sys_proto.h>
|
||
|
#include <asm/gpio.h>
|
||
|
#include <asm/imx-common/iomux-v3.h>
|
||
|
#include <asm/io.h>
|
||
|
#include <common.h>
|
||
|
#include <fsl_esdhc.h>
|
||
|
#include <linux/sizes.h>
|
||
|
#include <usb.h>
|
||
|
|
||
|
DECLARE_GLOBAL_DATA_PTR;
|
||
|
|
||
|
#define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
||
|
PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
||
|
PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
#define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
||
|
PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW | \
|
||
|
PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
#define OTG_ID_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
||
|
PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW | \
|
||
|
PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
int dram_init(void)
|
||
|
{
|
||
|
gd->ram_size = imx_ddr_size();
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
static iomux_v3_cfg_t const uart6_pads[] = {
|
||
|
MX6_PAD_CSI_MCLK__UART6_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
MX6_PAD_CSI_PIXCLK__UART6_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static iomux_v3_cfg_t const usdhc1_pads[] = {
|
||
|
MX6_PAD_SD1_CLK__USDHC1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_CMD__USDHC1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA0__USDHC1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA1__USDHC1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA2__USDHC1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA3__USDHC1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_NAND_READY_B__USDHC1_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_NAND_CE0_B__USDHC1_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_NAND_CE1_B__USDHC1_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_NAND_CLE__USDHC1_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static iomux_v3_cfg_t const usb_otg_pad[] = {
|
||
|
MX6_PAD_GPIO1_IO00__ANATOP_OTG1_ID | MUX_PAD_CTRL(OTG_ID_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static void setup_iomux_uart(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(uart6_pads, ARRAY_SIZE(uart6_pads));
|
||
|
}
|
||
|
|
||
|
static void setup_usb(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(usb_otg_pad, ARRAY_SIZE(usb_otg_pad));
|
||
|
}
|
||
|
|
||
|
static struct fsl_esdhc_cfg usdhc_cfg[1] = {
|
||
|
{USDHC1_BASE_ADDR},
|
||
|
};
|
||
|
|
||
|
int board_mmc_getcd(struct mmc *mmc)
|
||
|
{
|
||
|
return 1;
|
||
|
}
|
||
|
|
||
|
int board_mmc_init(bd_t *bis)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(usdhc1_pads, ARRAY_SIZE(usdhc1_pads));
|
||
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
|
||
|
return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
|
||
|
}
|
||
|
|
||
|
int board_early_init_f(void)
|
||
|
{
|
||
|
setup_iomux_uart();
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int board_usb_phy_mode(int port)
|
||
|
{
|
||
|
return USB_INIT_DEVICE;
|
||
|
}
|
||
|
|
||
|
int board_init(void)
|
||
|
{
|
||
|
/* Address of boot parameters */
|
||
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
||
|
|
||
|
setup_usb();
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int checkboard(void)
|
||
|
{
|
||
|
puts("Board: PICO-IMX6UL-EMMC\n");
|
||
|
|
||
|
return 0;
|
||
|
}
|