2008-07-26 03:31:05 +09:00
|
|
|
/*
|
2012-04-19 04:39:53 +09:00
|
|
|
* Copyright 2007-2009,2010-2012 Freescale Semiconductor, Inc.
|
2008-07-26 03:31:05 +09:00
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2008-07-26 03:31:05 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* mpc8536ds board configuration file
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
powerpc/freescale: Convert selected boards to generic board architecture
This patch converts the following boards to use generic board: MPC8536DS,
MPC8572DS, MPC8641HPCN, p1_p2_rdb_pc, corenet_ds, t4qds, B4860QDS. It has
been tested on NOR boot on MPC8536DS, MPC8572DS, P1021RDB, P4080DS,
P5020DS, P5040DS, P3041DS, T4240QDS, B4860QDS.
Signed-off-by: York Sun <yorksun@freescale.com>
CC: Ying Zhang <b40530@freescale.com>
CC: Prabhakar Kushwaha <prabhakar@freescale.com>
CC: Haijun.Zhang <Haijun.Zhang@freescale.com>
CC: Scott Wood <scottwood@freescale.com>
CC: Shaohui Xie <Shaohui.Xie@freescale.com>
2014-05-01 06:43:49 +09:00
|
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
2010-05-21 18:14:49 +09:00
|
|
|
#include "../board/freescale/common/ics307_clk.h"
|
|
|
|
|
2010-10-05 02:58:00 +09:00
|
|
|
#ifdef CONFIG_36BIT
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_PHYS_64BIT 1
|
|
|
|
#endif
|
|
|
|
|
2010-10-05 02:58:00 +09:00
|
|
|
#ifdef CONFIG_SDCARD
|
On-chip ROM boot: MPC8536DS support
The MPC8536E is capable of booting from the on-chip ROM - boot from
eSDHC and boot from eSPI. When power on, the porcessor excutes the
ROM code to initialize the eSPI/eSDHC controller, and loads the mian
U-Boot image from the memory device that interfaced to the controller,
such as the SDCard or SPI EEPROM, to the target memory, e.g. SDRAM or
L2SRAM, then boot from it.
The memory device should contain a specific data structure with control
word and config word at the fixed address. The config word direct the
process how to config the memory device, and the control word direct
the processor where to find the image on the memory device, or where
copy the main image to. The user can use any method to store the data
structure to the memory device, only if store it on the assigned address.
The on-chip ROM code will map the whole 4GB address space by setting
entry0 in the TLB1, so the main image need to switch to Address space 1
to disable this mapping and map the address space again.
This patch implements loading the mian U-Boot image into L2SRAM, so
the image can configure the system memory by using SPD EEPROM.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:38 +09:00
|
|
|
#define CONFIG_RAMBOOT_SDCARD 1
|
2014-04-10 12:16:30 +09:00
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xf8f40000
|
2011-01-12 17:48:53 +09:00
|
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xf8fffffc
|
On-chip ROM boot: MPC8536DS support
The MPC8536E is capable of booting from the on-chip ROM - boot from
eSDHC and boot from eSPI. When power on, the porcessor excutes the
ROM code to initialize the eSPI/eSDHC controller, and loads the mian
U-Boot image from the memory device that interfaced to the controller,
such as the SDCard or SPI EEPROM, to the target memory, e.g. SDRAM or
L2SRAM, then boot from it.
The memory device should contain a specific data structure with control
word and config word at the fixed address. The config word direct the
process how to config the memory device, and the control word direct
the processor where to find the image on the memory device, or where
copy the main image to. The user can use any method to store the data
structure to the memory device, only if store it on the assigned address.
The on-chip ROM code will map the whole 4GB address space by setting
entry0 in the TLB1, so the main image need to switch to Address space 1
to disable this mapping and map the address space again.
This patch implements loading the mian U-Boot image into L2SRAM, so
the image can configure the system memory by using SPD EEPROM.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:38 +09:00
|
|
|
#endif
|
|
|
|
|
2010-10-05 02:58:00 +09:00
|
|
|
#ifdef CONFIG_SPIFLASH
|
On-chip ROM boot: MPC8536DS support
The MPC8536E is capable of booting from the on-chip ROM - boot from
eSDHC and boot from eSPI. When power on, the porcessor excutes the
ROM code to initialize the eSPI/eSDHC controller, and loads the mian
U-Boot image from the memory device that interfaced to the controller,
such as the SDCard or SPI EEPROM, to the target memory, e.g. SDRAM or
L2SRAM, then boot from it.
The memory device should contain a specific data structure with control
word and config word at the fixed address. The config word direct the
process how to config the memory device, and the control word direct
the processor where to find the image on the memory device, or where
copy the main image to. The user can use any method to store the data
structure to the memory device, only if store it on the assigned address.
The on-chip ROM code will map the whole 4GB address space by setting
entry0 in the TLB1, so the main image need to switch to Address space 1
to disable this mapping and map the address space again.
This patch implements loading the mian U-Boot image into L2SRAM, so
the image can configure the system memory by using SPD EEPROM.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:38 +09:00
|
|
|
#define CONFIG_RAMBOOT_SPIFLASH 1
|
2014-04-10 12:16:30 +09:00
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xf8f40000
|
2011-01-12 17:48:53 +09:00
|
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xf8fffffc
|
2010-10-06 16:05:45 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifndef CONFIG_SYS_TEXT_BASE
|
2014-02-13 10:03:02 +09:00
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xeff40000
|
On-chip ROM boot: MPC8536DS support
The MPC8536E is capable of booting from the on-chip ROM - boot from
eSDHC and boot from eSPI. When power on, the porcessor excutes the
ROM code to initialize the eSPI/eSDHC controller, and loads the mian
U-Boot image from the memory device that interfaced to the controller,
such as the SDCard or SPI EEPROM, to the target memory, e.g. SDRAM or
L2SRAM, then boot from it.
The memory device should contain a specific data structure with control
word and config word at the fixed address. The config word direct the
process how to config the memory device, and the control word direct
the processor where to find the image on the memory device, or where
copy the main image to. The user can use any method to store the data
structure to the memory device, only if store it on the assigned address.
The on-chip ROM code will map the whole 4GB address space by setting
entry0 in the TLB1, so the main image need to switch to Address space 1
to disable this mapping and map the address space again.
This patch implements loading the mian U-Boot image into L2SRAM, so
the image can configure the system memory by using SPD EEPROM.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:38 +09:00
|
|
|
#endif
|
|
|
|
|
2011-01-12 17:48:53 +09:00
|
|
|
#ifndef CONFIG_RESET_VECTOR_ADDRESS
|
|
|
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
|
|
|
|
#endif
|
|
|
|
|
2010-11-11 05:37:13 +09:00
|
|
|
#ifndef CONFIG_SYS_MONITOR_BASE
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
|
|
|
|
#endif
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
/* High Level Configuration Options */
|
|
|
|
#define CONFIG_BOOKE 1 /* BOOKE */
|
|
|
|
#define CONFIG_E500 1 /* BOOKE e500 family */
|
|
|
|
#define CONFIG_MPC8536 1
|
|
|
|
#define CONFIG_MPC8536DS 1
|
|
|
|
|
2009-01-24 05:22:13 +09:00
|
|
|
#define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_PCI 1 /* Enable PCI/PCIE */
|
|
|
|
#define CONFIG_PCI1 1 /* Enable PCI controller 1 */
|
|
|
|
#define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */
|
|
|
|
#define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */
|
|
|
|
#define CONFIG_PCIE3 1 /* PCIE controler 3 (ULI bridge) */
|
|
|
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
2013-05-30 16:06:12 +09:00
|
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
|
2008-10-22 01:33:58 +09:00
|
|
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
|
|
|
|
|
|
|
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
|
2010-05-21 18:14:49 +09:00
|
|
|
#define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */
|
|
|
|
#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* These can be toggled for performance analysis, otherwise use default.
|
|
|
|
*/
|
|
|
|
#define CONFIG_L2_CACHE /* toggle L2 cache */
|
|
|
|
#define CONFIG_BTB /* toggle branch predition */
|
|
|
|
|
2008-10-31 06:51:33 +09:00
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_ENABLE_36BIT_PHYS 1
|
|
|
|
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_ADDR_MAP 1
|
|
|
|
#define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */
|
|
|
|
#endif
|
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x00010000 /* skip exception vectors */
|
|
|
|
#define CONFIG_SYS_MEMTEST_END 0x1f000000 /* skip u-boot at top of RAM */
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_PANIC_HANG /* do not reset board on panic */
|
|
|
|
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
/*
|
|
|
|
* Config the L2 Cache as L2 SRAM
|
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull
|
|
|
|
#else
|
|
|
|
#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
|
|
|
|
#endif
|
|
|
|
#define CONFIG_SYS_L2_SIZE (512 << 10)
|
|
|
|
#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
|
|
|
|
|
2011-08-05 08:03:41 +09:00
|
|
|
#define CONFIG_SYS_CCSRBAR 0xffe00000
|
|
|
|
#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2011-11-10 00:10:49 +09:00
|
|
|
#if defined(CONFIG_NAND_SPL)
|
2011-08-05 08:03:41 +09:00
|
|
|
#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#endif
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
/* DDR Setup */
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_VERY_BIG_RAM
|
2013-10-01 01:22:09 +09:00
|
|
|
#define CONFIG_SYS_FSL_DDR2
|
2008-07-26 03:31:05 +09:00
|
|
|
#undef CONFIG_FSL_DDR_INTERACTIVE
|
|
|
|
#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
|
|
|
|
#define CONFIG_DDR_SPD
|
|
|
|
|
2008-10-28 18:53:38 +09:00
|
|
|
#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
|
|
|
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
|
|
|
|
#define CONFIG_CHIP_SELECTS_PER_CTRL 2
|
|
|
|
|
|
|
|
/* I2C addresses of SPD EEPROMs */
|
|
|
|
#define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SPD_BUS_NUM 1
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/* These are used when DDR doesn't use SPD. */
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102 /* Enable, no interleaving */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_TIMING_3 0x00000000
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_0 0x00260802
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_1 0x3935d322
|
|
|
|
#define CONFIG_SYS_DDR_TIMING_2 0x14904cc8
|
|
|
|
#define CONFIG_SYS_DDR_MODE_1 0x00480432
|
|
|
|
#define CONFIG_SYS_DDR_MODE_2 0x00000000
|
|
|
|
#define CONFIG_SYS_DDR_INTERVAL 0x06180100
|
|
|
|
#define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
|
|
|
|
#define CONFIG_SYS_DDR_CLK_CTRL 0x03800000
|
|
|
|
#define CONFIG_SYS_DDR_OCD_CTRL 0x00000000
|
|
|
|
#define CONFIG_SYS_DDR_OCD_STATUS 0x00000000
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_DDR_CONTROL 0xC3008000 /* Type = DDR2 */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_DDR_CONTROL2 0x04400010
|
|
|
|
|
|
|
|
#define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d
|
|
|
|
#define CONFIG_SYS_DDR_ERR_DIS 0x00000000
|
|
|
|
#define CONFIG_SYS_DDR_SBE 0x00010000
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/* Make sure required options are set */
|
|
|
|
#ifndef CONFIG_SPD_EEPROM
|
|
|
|
#error ("CONFIG_SPD_EEPROM is required")
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef CONFIG_CLOCKS_IN_MHZ
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Memory map -- xxx -this is wrong, needs updating
|
|
|
|
*
|
|
|
|
* 0x0000_0000 0x7fff_ffff DDR 2G Cacheable
|
|
|
|
* 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable
|
|
|
|
* 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable
|
|
|
|
* 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable
|
|
|
|
*
|
|
|
|
* Localbus cacheable (TBD)
|
|
|
|
* 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable
|
|
|
|
*
|
|
|
|
* Localbus non-cacheable
|
2008-10-31 19:07:04 +09:00
|
|
|
* 0xe000_0000 0xe7ff_ffff Promjet/free 128M non-cacheable
|
2008-07-26 03:31:05 +09:00
|
|
|
* 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable
|
2008-10-31 19:07:04 +09:00
|
|
|
* 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable
|
2008-07-26 03:31:05 +09:00
|
|
|
* 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0
|
|
|
|
* 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0
|
|
|
|
* 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Local Bus Definitions
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull
|
|
|
|
#else
|
2008-12-03 05:19:34 +09:00
|
|
|
#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-07-26 03:31:05 +09:00
|
|
|
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define CONFIG_FLASH_BR_PRELIM \
|
2012-07-06 16:39:26 +09:00
|
|
|
(BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V)
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define CONFIG_FLASH_OR_PRELIM 0xf8000ff7
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_BR1_PRELIM \
|
|
|
|
(BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \
|
|
|
|
| BR_PS_16 | BR_V)
|
2008-12-03 05:19:34 +09:00
|
|
|
#define CONFIG_SYS_OR1_PRELIM 0xf8000ff7
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000, \
|
|
|
|
CONFIG_SYS_FLASH_BASE_PHYS }
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_FLASH_QUIET_TEST
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
|
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
|
2008-10-16 22:01:15 +09:00
|
|
|
#undef CONFIG_SYS_FLASH_CHECKSUM
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
|
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2014-06-04 10:26:50 +09:00
|
|
|
#if defined(CONFIG_RAMBOOT_SDCARD) || defined(CONFIG_RAMBOOT_SPIFLASH)
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define CONFIG_SYS_RAMBOOT
|
2010-11-30 05:32:11 +09:00
|
|
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#else
|
|
|
|
#undef CONFIG_SYS_RAMBOOT
|
|
|
|
#endif
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
|
|
|
#define CONFIG_SYS_FLASH_AMD_CHECK_DQ7
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */
|
|
|
|
|
2011-06-07 19:10:43 +09:00
|
|
|
#define CONFIG_HWCONFIG /* enable hwconfig */
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */
|
|
|
|
#define PIXIS_BASE 0xffdf0000 /* PIXIS registers */
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define PIXIS_BASE_PHYS 0xfffdf0000ull
|
|
|
|
#else
|
2008-12-03 05:19:33 +09:00
|
|
|
#define PIXIS_BASE_PHYS PIXIS_BASE
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2008-12-03 05:19:33 +09:00
|
|
|
#define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#define PIXIS_ID 0x0 /* Board ID at offset 0 */
|
|
|
|
#define PIXIS_VER 0x1 /* Board version at offset 1 */
|
|
|
|
#define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */
|
|
|
|
#define PIXIS_CSR 0x3 /* PIXIS General control/status register */
|
|
|
|
#define PIXIS_RST 0x4 /* PIXIS Reset Control register */
|
|
|
|
#define PIXIS_PWR 0x5 /* PIXIS Power status register */
|
|
|
|
#define PIXIS_AUX 0x6 /* Auxiliary 1 register */
|
|
|
|
#define PIXIS_SPD 0x7 /* Register for SYSCLK speed */
|
|
|
|
#define PIXIS_AUX2 0x8 /* Auxiliary 2 register */
|
|
|
|
#define PIXIS_VCTL 0x10 /* VELA Control Register */
|
|
|
|
#define PIXIS_VSTAT 0x11 /* VELA Status Register */
|
|
|
|
#define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */
|
|
|
|
#define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */
|
|
|
|
#define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */
|
|
|
|
#define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */
|
2009-07-15 12:42:01 +09:00
|
|
|
#define PIXIS_VBOOT_LBMAP 0xe0 /* VBOOT - CFG_LBMAP */
|
|
|
|
#define PIXIS_VBOOT_LBMAP_NOR0 0x00 /* cfg_lbmap - boot from NOR 0 */
|
|
|
|
#define PIXIS_VBOOT_LBMAP_NOR1 0x01 /* cfg_lbmap - boot from NOR 1 */
|
|
|
|
#define PIXIS_VBOOT_LBMAP_NOR2 0x02 /* cfg_lbmap - boot from NOR 2 */
|
|
|
|
#define PIXIS_VBOOT_LBMAP_NOR3 0x03 /* cfg_lbmap - boot from NOR 3 */
|
|
|
|
#define PIXIS_VBOOT_LBMAP_PJET 0x04 /* cfg_lbmap - boot from projet */
|
|
|
|
#define PIXIS_VBOOT_LBMAP_NAND 0x05 /* cfg_lbmap - boot from NAND */
|
2008-07-26 03:31:05 +09:00
|
|
|
#define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */
|
|
|
|
#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
|
|
|
|
#define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */
|
|
|
|
#define PIXIS_VSYSCLK0 0x1A /* VELA SYSCLK0 Register */
|
|
|
|
#define PIXIS_VSYSCLK1 0x1B /* VELA SYSCLK1 Register */
|
|
|
|
#define PIXIS_VSYSCLK2 0x1C /* VELA SYSCLK2 Register */
|
|
|
|
#define PIXIS_VDDRCLK0 0x1D /* VELA DDRCLK0 Register */
|
|
|
|
#define PIXIS_VDDRCLK1 0x1E /* VELA DDRCLK1 Register */
|
|
|
|
#define PIXIS_VDDRCLK2 0x1F /* VELA DDRCLK2 Register */
|
|
|
|
#define PIXIS_VWATCH 0x24 /* Watchdog Register */
|
|
|
|
#define PIXIS_LED 0x25 /* LED Register */
|
|
|
|
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define PIXIS_SPD_SYSCLK 0x7 /* SYSCLK option */
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
/* old pixis referenced names */
|
|
|
|
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
|
|
|
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
2011-02-26 07:20:11 +09:00
|
|
|
#define CONFIG_SYS_PIXIS_VBOOT_MASK 0x4e
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_INIT_RAM_LOCK 1
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */
|
2010-10-26 20:32:32 +09:00
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET \
|
2010-10-26 21:34:52 +09:00
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#ifndef CONFIG_NAND_SPL
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_SYS_NAND_BASE 0xffa00000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull
|
|
|
|
#else
|
|
|
|
#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
|
|
|
|
#endif
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#else
|
|
|
|
#define CONFIG_SYS_NAND_BASE 0xfff00000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull
|
|
|
|
#else
|
|
|
|
#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
|
|
|
|
#endif
|
|
|
|
#endif
|
2008-10-31 19:07:04 +09:00
|
|
|
#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE,\
|
|
|
|
CONFIG_SYS_NAND_BASE + 0x40000, \
|
|
|
|
CONFIG_SYS_NAND_BASE + 0x80000, \
|
|
|
|
CONFIG_SYS_NAND_BASE + 0xC0000}
|
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 4
|
|
|
|
#define CONFIG_CMD_NAND 1
|
|
|
|
#define CONFIG_NAND_FSL_ELBC 1
|
|
|
|
#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
|
|
|
|
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
/* NAND boot: 4K NAND loader config */
|
|
|
|
#define CONFIG_SYS_NAND_SPL_SIZE 0x1000
|
2014-02-13 10:03:02 +09:00
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) - 0x2000)
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR)
|
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_START \
|
|
|
|
(CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE)
|
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_OFFS (0)
|
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000)
|
|
|
|
#define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF)
|
|
|
|
|
2008-10-31 19:07:04 +09:00
|
|
|
/* NAND flash config */
|
2011-04-06 04:39:33 +09:00
|
|
|
#define CONFIG_SYS_NAND_BR_PRELIM \
|
2009-09-23 16:19:32 +09:00
|
|
|
(BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
|
|
|
|
| (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
|
|
|
|
| BR_PS_8 /* Port Size = 8 bit */ \
|
|
|
|
| BR_MS_FCM /* MSEL = FCM */ \
|
|
|
|
| BR_V) /* valid */
|
2011-04-06 04:39:33 +09:00
|
|
|
#define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \
|
2009-09-23 16:19:32 +09:00
|
|
|
| OR_FCM_PGS /* Large Page*/ \
|
|
|
|
| OR_FCM_CSCT \
|
|
|
|
| OR_FCM_CST \
|
|
|
|
| OR_FCM_CHT \
|
|
|
|
| OR_FCM_SCY_1 \
|
|
|
|
| OR_FCM_TRLX \
|
|
|
|
| OR_FCM_EHTR)
|
|
|
|
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
|
|
|
|
#define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
|
2011-04-06 04:39:33 +09:00
|
|
|
#define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
|
|
|
|
#define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
|
2009-09-23 16:19:32 +09:00
|
|
|
|
|
|
|
#define CONFIG_SYS_BR4_PRELIM \
|
2012-07-06 16:39:26 +09:00
|
|
|
(BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x40000) \
|
2009-09-23 16:19:32 +09:00
|
|
|
| (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
|
|
|
|
| BR_PS_8 /* Port Size = 8 bit */ \
|
|
|
|
| BR_MS_FCM /* MSEL = FCM */ \
|
|
|
|
| BR_V) /* valid */
|
2011-04-06 04:39:33 +09:00
|
|
|
#define CONFIG_SYS_OR4_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_BR5_PRELIM \
|
2012-07-06 16:39:26 +09:00
|
|
|
(BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x80000) \
|
2009-09-23 16:19:32 +09:00
|
|
|
| (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
|
|
|
|
| BR_PS_8 /* Port Size = 8 bit */ \
|
|
|
|
| BR_MS_FCM /* MSEL = FCM */ \
|
|
|
|
| BR_V) /* valid */
|
2011-04-06 04:39:33 +09:00
|
|
|
#define CONFIG_SYS_OR5_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
|
2009-09-23 16:19:32 +09:00
|
|
|
|
|
|
|
#define CONFIG_SYS_BR6_PRELIM \
|
2012-07-06 16:39:26 +09:00
|
|
|
(BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0xc0000) \
|
2009-09-23 16:19:32 +09:00
|
|
|
| (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
|
|
|
|
| BR_PS_8 /* Port Size = 8 bit */ \
|
|
|
|
| BR_MS_FCM /* MSEL = FCM */ \
|
|
|
|
| BR_V) /* valid */
|
2011-04-06 04:39:33 +09:00
|
|
|
#define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
|
2008-10-31 19:07:04 +09:00
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
/* Serial Port - controlled on board with jumper J8
|
|
|
|
* open - index 2
|
|
|
|
* shorted - index 1
|
|
|
|
*/
|
|
|
|
#define CONFIG_CONS_INDEX 1
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
|
|
#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
|
2010-04-07 15:34:11 +09:00
|
|
|
#ifdef CONFIG_NAND_SPL
|
|
|
|
#define CONFIG_NS16550_MIN_FUNCTIONS
|
|
|
|
#endif
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
2008-07-26 03:31:05 +09:00
|
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
|
|
|
|
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500)
|
|
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600)
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* I2C
|
|
|
|
*/
|
2012-10-24 20:48:22 +09:00
|
|
|
#define CONFIG_SYS_I2C
|
|
|
|
#define CONFIG_SYS_I2C_FSL
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SPEED 400000
|
|
|
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
|
|
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
|
|
|
|
#define CONFIG_SYS_FSL_I2C2_SPEED 400000
|
|
|
|
#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
|
|
|
|
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
|
|
|
|
#define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} }
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* I2C2 EEPROM
|
|
|
|
*/
|
2008-08-31 06:54:58 +09:00
|
|
|
#define CONFIG_ID_EEPROM
|
|
|
|
#ifdef CONFIG_ID_EEPROM
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_I2C_EEPROM_NXID
|
2008-07-26 03:31:05 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
|
|
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
|
|
|
|
#define CONFIG_SYS_EEPROM_BUS_NUM 1
|
2008-07-26 03:31:05 +09:00
|
|
|
|
2011-10-04 04:18:39 +09:00
|
|
|
/*
|
|
|
|
* eSPI - Enhanced SPI
|
|
|
|
*/
|
|
|
|
#define CONFIG_HARD_SPI
|
|
|
|
|
|
|
|
#if defined(CONFIG_SPI_FLASH)
|
|
|
|
#define CONFIG_SF_DEFAULT_SPEED 10000000
|
|
|
|
#define CONFIG_SF_DEFAULT_MODE 0
|
|
|
|
#endif
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
/*
|
|
|
|
* General PCI
|
|
|
|
* Memory space is mapped 1-1, but I/O space must start from 0.
|
|
|
|
*/
|
|
|
|
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_BUS 0xf0000000
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull
|
|
|
|
#else
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
|
|
|
|
#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_SYS_PCI1_IO_VIRT 0xffc00000
|
|
|
|
#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCI1_IO_PHYS 0xfffc00000ull
|
|
|
|
#else
|
|
|
|
#define CONFIG_SYS_PCI1_IO_PHYS 0xffc00000
|
|
|
|
#endif
|
|
|
|
#define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64k */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/* controller 1, Slot 1, tgtid 1, Base address a000 */
|
2010-12-18 06:14:54 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_NAME "Slot 1"
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_MEM_VIRT 0x90000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_BUS 0xf8000000
|
|
|
|
#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc10000000ull
|
|
|
|
#else
|
2008-12-03 07:08:36 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_MEM_BUS 0x90000000
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_MEM_PHYS 0x90000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_MEM_SIZE 0x08000000 /* 128M */
|
2008-12-03 07:08:40 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_IO_VIRT 0xffc10000
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc10000ull
|
|
|
|
#else
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_IO_PHYS 0xffc10000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/* controller 2, Slot 2, tgtid 2, Base address 9000 */
|
2010-12-18 06:14:54 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_NAME "Slot 2"
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_MEM_VIRT 0x98000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_BUS 0xf8000000
|
|
|
|
#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc18000000ull
|
|
|
|
#else
|
2008-12-03 07:08:36 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_MEM_BUS 0x98000000
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_MEM_PHYS 0x98000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_MEM_SIZE 0x08000000 /* 128M */
|
2008-12-03 07:08:40 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_IO_VIRT 0xffc20000
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc20000ull
|
|
|
|
#else
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_IO_PHYS 0xffc20000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/* controller 3, direct to uli, tgtid 3, Base address 8000 */
|
2010-12-18 06:14:54 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_NAME "Slot 3"
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
|
|
|
|
#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc20000000ull
|
|
|
|
#else
|
2008-12-03 07:08:36 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_MEM_BUS 0xa0000000
|
2008-12-03 07:08:39 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_MEM_PHYS 0xa0000000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */
|
2008-12-03 07:08:40 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_IO_VIRT 0xffc30000
|
2009-07-31 05:54:07 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
#define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc30000ull
|
|
|
|
#else
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_IO_PHYS 0xffc30000
|
2009-07-31 05:54:07 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_PCI)
|
|
|
|
|
|
|
|
#define CONFIG_PCI_PNP /* do pci plug-and-play */
|
|
|
|
|
|
|
|
/*PCIE video card used*/
|
2008-12-03 07:08:40 +09:00
|
|
|
#define VIDEO_IO_OFFSET CONFIG_SYS_PCIE3_IO_VIRT
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/*PCI video card used*/
|
2008-12-03 07:08:40 +09:00
|
|
|
/*#define VIDEO_IO_OFFSET CONFIG_SYS_PCI1_IO_VIRT*/
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/* video */
|
|
|
|
#define CONFIG_VIDEO
|
|
|
|
|
|
|
|
#if defined(CONFIG_VIDEO)
|
|
|
|
#define CONFIG_BIOSEMU
|
|
|
|
#define CONFIG_CFB_CONSOLE
|
|
|
|
#define CONFIG_VIDEO_SW_CURSOR
|
|
|
|
#define CONFIG_VGA_AS_SINGLE_DEVICE
|
|
|
|
#define CONFIG_ATI_RADEON_FB
|
|
|
|
#define CONFIG_VIDEO_LOGO
|
2008-12-03 07:08:40 +09:00
|
|
|
#define CONFIG_SYS_ISA_IO_BASE_ADDRESS CONFIG_SYS_PCIE3_IO_VIRT
|
2008-07-26 03:31:05 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef CONFIG_EEPRO100
|
|
|
|
#undef CONFIG_TULIP
|
|
|
|
|
|
|
|
#ifndef CONFIG_PCI_PNP
|
2008-12-03 07:08:37 +09:00
|
|
|
#define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BUS
|
|
|
|
#define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_IO_BUS
|
2008-07-26 03:31:05 +09:00
|
|
|
#define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
|
|
|
|
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
|
|
/* SATA */
|
|
|
|
#define CONFIG_LIBATA
|
|
|
|
#define CONFIG_FSL_SATA
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_SATA1
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
|
|
|
|
#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
|
2008-07-26 03:31:05 +09:00
|
|
|
#define CONFIG_SATA2
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
|
|
|
|
#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_FSL_SATA
|
|
|
|
#define CONFIG_LBA48
|
|
|
|
#define CONFIG_CMD_SATA
|
|
|
|
#define CONFIG_DOS_PARTITION
|
|
|
|
#define CONFIG_CMD_EXT2
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_TSEC_ENET)
|
|
|
|
|
|
|
|
#define CONFIG_MII 1 /* MII PHY management */
|
|
|
|
#define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
|
|
|
|
#define CONFIG_TSEC1 1
|
|
|
|
#define CONFIG_TSEC1_NAME "eTSEC1"
|
|
|
|
#define CONFIG_TSEC3 1
|
|
|
|
#define CONFIG_TSEC3_NAME "eTSEC3"
|
|
|
|
|
2008-10-10 12:41:00 +09:00
|
|
|
#define CONFIG_FSL_SGMII_RISER 1
|
|
|
|
#define SGMII_RISER_PHY_OFFSET 0x1c
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
#define TSEC1_PHY_ADDR 1 /* TSEC1 -> PHY1 */
|
|
|
|
#define TSEC3_PHY_ADDR 0 /* TSEC3 -> PHY0 */
|
|
|
|
|
|
|
|
#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
|
|
|
|
#define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
|
|
|
|
|
|
|
|
#define TSEC1_PHYIDX 0
|
|
|
|
#define TSEC3_PHYIDX 0
|
|
|
|
|
|
|
|
#define CONFIG_ETHPRIME "eTSEC1"
|
|
|
|
|
|
|
|
#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
|
|
|
|
|
|
|
|
#endif /* CONFIG_TSEC_ENET */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment
|
|
|
|
*/
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_SYS_RAMBOOT)
|
2014-06-04 10:26:50 +09:00
|
|
|
#if defined(CONFIG_RAMBOOT_SPIFLASH)
|
2011-10-04 04:54:21 +09:00
|
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
|
|
#define CONFIG_ENV_SPI_BUS 0
|
|
|
|
#define CONFIG_ENV_SPI_CS 0
|
|
|
|
#define CONFIG_ENV_SPI_MAX_HZ 10000000
|
|
|
|
#define CONFIG_ENV_SPI_MODE 0
|
|
|
|
#define CONFIG_ENV_SIZE 0x2000 /* 8KB */
|
|
|
|
#define CONFIG_ENV_OFFSET 0xF0000
|
|
|
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
|
|
|
#elif defined(CONFIG_RAMBOOT_SDCARD)
|
|
|
|
#define CONFIG_ENV_IS_IN_MMC
|
2012-01-11 18:20:50 +09:00
|
|
|
#define CONFIG_FSL_FIXED_MMC_LOCATION
|
2011-10-04 04:54:21 +09:00
|
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
|
|
#else
|
On-chip ROM boot: MPC8536DS support
The MPC8536E is capable of booting from the on-chip ROM - boot from
eSDHC and boot from eSPI. When power on, the porcessor excutes the
ROM code to initialize the eSPI/eSDHC controller, and loads the mian
U-Boot image from the memory device that interfaced to the controller,
such as the SDCard or SPI EEPROM, to the target memory, e.g. SDRAM or
L2SRAM, then boot from it.
The memory device should contain a specific data structure with control
word and config word at the fixed address. The config word direct the
process how to config the memory device, and the control word direct
the processor where to find the image on the memory device, or where
copy the main image to. The user can use any method to store the data
structure to the memory device, only if store it on the assigned address.
The on-chip ROM code will map the whole 4GB address space by setting
entry0 in the TLB1, so the main image need to switch to Address space 1
to disable this mapping and map the address space again.
This patch implements loading the mian U-Boot image into L2SRAM, so
the image can configure the system memory by using SPD EEPROM.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:38 +09:00
|
|
|
#define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */
|
|
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
|
|
|
|
#define CONFIG_ENV_SIZE 0x2000
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#endif
|
2008-07-26 03:31:05 +09:00
|
|
|
#else
|
NAND boot: MPC8536DS support
MPC8536E can support booting from NAND flash which uses the
image u-boot-nand.bin. This image contains two parts: a 4K
NAND loader and a main U-Boot image. The former is appended
to the latter to produce u-boot-nand.bin. The 4K NAND loader
includes the corresponding nand_spl directory, along with the
code twisted by CONFIG_NAND_SPL. The main U-Boot image just
like a general U-Boot image except the parts that included by
CONFIG_SYS_RAMBOOT.
When power on, eLBC will automatically load from bank 0 the
4K NAND loader into the FCM buffer RAM where CPU can execute
the boot code directly. In the first stage, the NAND loader
copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
then loads the main image from NAND flash to RAM or L2SRAM
and boot from it.
This patch implements the NAND loader to load the main image
into L2SRAM, so the main image can configure the RAM by using
SPD EEPROM. In the first stage, the NAND loader copies itself
to the second to last 4K address space, and uses the last 4K
address space as the initial RAM for stack.
Obviously, the size of L2SRAM shouldn't be less than the size
of the image used. If so, the workaround is to generate another
image that includes the code to configure the RAM by SPD and
load it to L2SRAM first, then relocate the main image to RAM
to boot up.
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2009-09-23 16:20:37 +09:00
|
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
|
|
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
|
|
#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
|
2008-07-26 03:31:05 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Command line configuration.
|
|
|
|
*/
|
|
|
|
#define CONFIG_CMD_IRQ
|
|
|
|
#define CONFIG_CMD_MII
|
2008-09-23 13:40:42 +09:00
|
|
|
#define CONFIG_CMD_IRQ
|
2010-06-18 01:37:25 +09:00
|
|
|
#define CONFIG_CMD_REGINFO
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_PCI)
|
|
|
|
#define CONFIG_CMD_PCI
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
|
2008-10-31 06:51:33 +09:00
|
|
|
#define CONFIG_MMC 1
|
|
|
|
|
|
|
|
#ifdef CONFIG_MMC
|
|
|
|
#define CONFIG_FSL_ESDHC
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
|
|
|
|
#define CONFIG_CMD_MMC
|
|
|
|
#define CONFIG_GENERIC_MMC
|
2011-10-04 04:18:42 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* USB
|
|
|
|
*/
|
2012-04-19 04:39:53 +09:00
|
|
|
#define CONFIG_HAS_FSL_MPH_USB
|
|
|
|
#ifdef CONFIG_HAS_FSL_MPH_USB
|
2011-10-04 04:18:42 +09:00
|
|
|
#define CONFIG_USB_EHCI
|
|
|
|
|
|
|
|
#ifdef CONFIG_USB_EHCI
|
|
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
|
|
|
#define CONFIG_USB_EHCI_FSL
|
|
|
|
#define CONFIG_USB_STORAGE
|
|
|
|
#endif
|
2012-04-19 04:39:53 +09:00
|
|
|
#endif
|
2011-10-04 04:18:42 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI)
|
2008-10-31 06:51:33 +09:00
|
|
|
#define CONFIG_CMD_EXT2
|
|
|
|
#define CONFIG_CMD_FAT
|
|
|
|
#define CONFIG_DOS_PARTITION
|
|
|
|
#endif
|
|
|
|
|
2008-07-26 03:31:05 +09:00
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_CMDLINE_EDITING /* Command-line editing */
|
2010-07-15 09:47:18 +09:00
|
|
|
#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
|
2008-07-26 03:31:05 +09:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
2008-07-26 03:31:05 +09:00
|
|
|
#else
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
2008-07-26 03:31:05 +09:00
|
|
|
#endif
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
|
|
|
|
+ sizeof(CONFIG_SYS_PROMPT) + 16) /* Print Buffer Size */
|
2008-10-16 22:01:15 +09:00
|
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* For booting Linux, the board info and command line data
|
2011-04-29 00:13:41 +09:00
|
|
|
* have to be in the first 64 MB of memory, since this is
|
2008-07-26 03:31:05 +09:00
|
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
|
|
*/
|
2011-04-29 00:13:41 +09:00
|
|
|
#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux */
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Environment Configuration
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* The mac addresses for all ethernet interface */
|
|
|
|
#if defined(CONFIG_TSEC_ENET)
|
|
|
|
#define CONFIG_HAS_ETH0
|
|
|
|
#define CONFIG_HAS_ETH1
|
|
|
|
#define CONFIG_HAS_ETH2
|
|
|
|
#define CONFIG_HAS_ETH3
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_IPADDR 192.168.1.254
|
|
|
|
|
|
|
|
#define CONFIG_HOSTNAME unknown
|
2011-10-13 22:03:47 +09:00
|
|
|
#define CONFIG_ROOTPATH "/opt/nfsroot"
|
2011-10-13 22:03:48 +09:00
|
|
|
#define CONFIG_BOOTFILE "uImage"
|
2009-09-23 16:19:32 +09:00
|
|
|
#define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#define CONFIG_SERVERIP 192.168.1.1
|
|
|
|
#define CONFIG_GATEWAYIP 192.168.1.1
|
|
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
|
|
|
|
|
|
/* default location for tftp and bootm */
|
|
|
|
#define CONFIG_LOADADDR 1000000
|
|
|
|
|
|
|
|
#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
|
|
|
|
#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
|
|
|
|
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2012-09-24 00:41:24 +09:00
|
|
|
"netdev=eth0\0" \
|
|
|
|
"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
|
|
|
|
"tftpflash=tftpboot $loadaddr $uboot; " \
|
|
|
|
"protect off " __stringify(CONFIG_SYS_TEXT_BASE) \
|
|
|
|
" +$filesize; " \
|
|
|
|
"erase " __stringify(CONFIG_SYS_TEXT_BASE) \
|
|
|
|
" +$filesize; " \
|
|
|
|
"cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
|
|
|
|
" $filesize; " \
|
|
|
|
"protect on " __stringify(CONFIG_SYS_TEXT_BASE) \
|
|
|
|
" +$filesize; " \
|
|
|
|
"cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
|
|
|
|
" $filesize\0" \
|
|
|
|
"consoledev=ttyS0\0" \
|
|
|
|
"ramdiskaddr=2000000\0" \
|
|
|
|
"ramdiskfile=8536ds/ramdisk.uboot\0" \
|
|
|
|
"fdtaddr=c00000\0" \
|
|
|
|
"fdtfile=8536ds/mpc8536ds.dtb\0" \
|
|
|
|
"bdev=sda3\0" \
|
|
|
|
"hwconfig=usb1:dr_mode=host,phy_type=ulpi\0"
|
2008-07-26 03:31:05 +09:00
|
|
|
|
|
|
|
#define CONFIG_HDBOOT \
|
|
|
|
"setenv bootargs root=/dev/$bdev rw " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr - $fdtaddr"
|
|
|
|
|
|
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
|
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
|
|
"nfsroot=$serverip:$rootpath " \
|
|
|
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr - $fdtaddr"
|
|
|
|
|
|
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
|
|
|
"setenv bootargs root=/dev/ram rw " \
|
|
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
|
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
|
|
|
"tftp $loadaddr $bootfile;" \
|
|
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
|
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
|
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND CONFIG_HDBOOT
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|