2018-05-07 06:58:06 +09:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2015-11-17 15:20:09 +09:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2015 Rockchip Electronics Co., Ltd
|
|
|
|
*/
|
|
|
|
|
2017-07-15 01:09:25 +09:00
|
|
|
#include <common.h>
|
2019-03-28 12:01:23 +09:00
|
|
|
#include <asm/arch-rockchip/timer.h>
|
2015-11-17 15:20:09 +09:00
|
|
|
#include <asm/io.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
|
|
struct rk_timer * const timer_ptr = (void *)CONFIG_SYS_TIMER_BASE;
|
|
|
|
|
|
|
|
static uint64_t rockchip_get_ticks(void)
|
|
|
|
{
|
|
|
|
uint64_t timebase_h, timebase_l;
|
|
|
|
|
|
|
|
timebase_l = readl(&timer_ptr->timer_curr_value0);
|
|
|
|
timebase_h = readl(&timer_ptr->timer_curr_value1);
|
|
|
|
|
|
|
|
return timebase_h << 32 | timebase_l;
|
|
|
|
}
|
|
|
|
|
|
|
|
static uint64_t usec_to_tick(unsigned int usec)
|
|
|
|
{
|
|
|
|
uint64_t tick = usec;
|
|
|
|
tick *= CONFIG_SYS_TIMER_RATE / (1000 * 1000);
|
|
|
|
return tick;
|
|
|
|
}
|
|
|
|
|
|
|
|
void rockchip_udelay(unsigned int usec)
|
|
|
|
{
|
|
|
|
uint64_t tmp;
|
|
|
|
|
|
|
|
/* get timestamp */
|
|
|
|
tmp = rockchip_get_ticks() + usec_to_tick(usec);
|
|
|
|
|
|
|
|
/* loop till event */
|
|
|
|
while (rockchip_get_ticks() < tmp+1)
|
|
|
|
;
|
|
|
|
}
|
|
|
|
|
|
|
|
void rockchip_timer_init(void)
|
|
|
|
{
|
|
|
|
writel(0xffffffff, &timer_ptr->timer_load_count0);
|
|
|
|
writel(0xffffffff, &timer_ptr->timer_load_count1);
|
|
|
|
writel(1, &timer_ptr->timer_ctrl_reg);
|
|
|
|
}
|