2008-08-13 01:13:08 +09:00
|
|
|
/*
|
|
|
|
* Copyright 2007-2008 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
* project.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <command.h>
|
|
|
|
#include <pci.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/mmu.h>
|
2008-09-23 04:11:11 +09:00
|
|
|
#include <asm/cache.h>
|
2008-08-13 01:13:08 +09:00
|
|
|
#include <asm/immap_85xx.h>
|
2009-04-03 03:22:48 +09:00
|
|
|
#include <asm/fsl_pci.h>
|
2008-08-13 01:13:08 +09:00
|
|
|
#include <asm/fsl_ddr_sdram.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <miiphy.h>
|
|
|
|
#include <libfdt.h>
|
|
|
|
#include <fdt_support.h>
|
2008-10-10 12:40:59 +09:00
|
|
|
#include <tsec.h>
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
#include "../common/pixis.h"
|
2008-10-10 12:40:59 +09:00
|
|
|
#include "../common/sgmii_riser.h"
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
long int fixed_sdram(void);
|
|
|
|
|
|
|
|
int checkboard (void)
|
|
|
|
{
|
2009-02-11 08:36:15 +09:00
|
|
|
puts ("Board: MPC8572DS ");
|
|
|
|
#ifdef CONFIG_PHYS_64BIT
|
|
|
|
puts ("(36-bit addrmap) ");
|
|
|
|
#endif
|
|
|
|
printf ("Sys ID: 0x%02x, "
|
|
|
|
"Sys Ver: 0x%02x, FPGA Ver: 0x%02x\n",
|
2008-08-13 01:13:08 +09:00
|
|
|
in8(PIXIS_BASE + PIXIS_ID), in8(PIXIS_BASE + PIXIS_VER),
|
|
|
|
in8(PIXIS_BASE + PIXIS_PVER));
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
phys_size_t initdram(int board_type)
|
|
|
|
{
|
|
|
|
phys_size_t dram_size = 0;
|
|
|
|
|
|
|
|
puts("Initializing....");
|
|
|
|
|
|
|
|
#ifdef CONFIG_SPD_EEPROM
|
|
|
|
dram_size = fsl_ddr_sdram();
|
|
|
|
#else
|
|
|
|
dram_size = fixed_sdram();
|
|
|
|
#endif
|
2008-10-28 18:53:45 +09:00
|
|
|
dram_size = setup_ddr_tlbs(dram_size / 0x100000);
|
|
|
|
dram_size *= 0x100000;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
puts(" DDR: ");
|
|
|
|
return dram_size;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SPD_EEPROM)
|
|
|
|
/*
|
|
|
|
* Fixed sdram init -- doesn't use serial presence detect.
|
|
|
|
*/
|
|
|
|
|
|
|
|
phys_size_t fixed_sdram (void)
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
|
2008-08-13 01:13:08 +09:00
|
|
|
volatile ccsr_ddr_t *ddr= &immap->im_ddr;
|
|
|
|
uint d_init;
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS;
|
|
|
|
ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
|
|
|
|
ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
|
|
|
|
ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
|
|
|
|
ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;
|
|
|
|
ddr->sdram_mode = CONFIG_SYS_DDR_MODE_1;
|
|
|
|
ddr->sdram_mode_2 = CONFIG_SYS_DDR_MODE_2;
|
|
|
|
ddr->sdram_interval = CONFIG_SYS_DDR_INTERVAL;
|
|
|
|
ddr->sdram_data_init = CONFIG_SYS_DDR_DATA_INIT;
|
|
|
|
ddr->sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL;
|
|
|
|
ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
#if defined (CONFIG_DDR_ECC)
|
2008-10-16 22:01:15 +09:00
|
|
|
ddr->err_int_en = CONFIG_SYS_DDR_ERR_INT_EN;
|
|
|
|
ddr->err_disable = CONFIG_SYS_DDR_ERR_DIS;
|
|
|
|
ddr->err_sbe = CONFIG_SYS_DDR_SBE;
|
2008-08-13 01:13:08 +09:00
|
|
|
#endif
|
|
|
|
asm("sync;isync");
|
|
|
|
|
|
|
|
udelay(500);
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
#if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
|
|
|
|
d_init = 1;
|
|
|
|
debug("DDR - 1st controller: memory initializing\n");
|
|
|
|
/*
|
|
|
|
* Poll until memory is initialized.
|
|
|
|
* 512 Meg at 400 might hit this 200 times or so.
|
|
|
|
*/
|
|
|
|
while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) {
|
|
|
|
udelay(1000);
|
|
|
|
}
|
|
|
|
debug("DDR: memory initialized\n\n");
|
|
|
|
asm("sync; isync");
|
|
|
|
udelay(500);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return 512 * 1024 * 1024;
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCIE1
|
|
|
|
static struct pci_controller pcie1_hose;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCIE2
|
|
|
|
static struct pci_controller pcie2_hose;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCIE3
|
|
|
|
static struct pci_controller pcie3_hose;
|
|
|
|
#endif
|
|
|
|
|
2008-10-21 22:28:33 +09:00
|
|
|
extern int fsl_pci_setup_inbound_windows(struct pci_region *r);
|
|
|
|
extern void fsl_pci_init(struct pci_controller *hose);
|
|
|
|
|
2008-08-13 01:13:08 +09:00
|
|
|
int first_free_busno=0;
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
void pci_init_board(void)
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
2008-08-13 01:13:08 +09:00
|
|
|
uint devdisr = gur->devdisr;
|
|
|
|
uint io_sel = (gur->pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;
|
|
|
|
uint host_agent = (gur->porbmsr & MPC85xx_PORBMSR_HA) >> 16;
|
|
|
|
|
|
|
|
debug (" pci_init_board: devdisr=%x, io_sel=%x, host_agent=%x\n",
|
|
|
|
devdisr, io_sel, host_agent);
|
|
|
|
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII1_DIS))
|
|
|
|
printf (" eTSEC1 is in sgmii mode.\n");
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
|
|
|
|
printf (" eTSEC2 is in sgmii mode.\n");
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
|
|
|
|
printf (" eTSEC3 is in sgmii mode.\n");
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII4_DIS))
|
|
|
|
printf (" eTSEC4 is in sgmii mode.\n");
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCIE3
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE3_ADDR;
|
2008-08-13 01:13:08 +09:00
|
|
|
struct pci_controller *hose = &pcie3_hose;
|
|
|
|
int pcie_ep = (host_agent == 0) || (host_agent == 3) ||
|
|
|
|
(host_agent == 5) || (host_agent == 6);
|
Fix IO port selection issue on MPC8544DS and MPC8572DS boards
The IO port selection is not correct on MPC8572DS and MPC8544DS board.
This patch fixes this issue.
For MPC8572
Port cfg_io_ports
PCIE1 0x2, 0x3, 0x7, 0xb, 0xc, 0xf
PCIE2 0x3, 0x7
PCIE3 0x7
For MPC8544
Port cfg_io_ports
PCIE1 0x2, 0x3, 0x4, 0x5, 0x6, 0x7
PCIE2 0x4, 0x5, 0x6, 0x7
PCIE3 0x6, 0x7
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
2009-01-09 17:00:55 +09:00
|
|
|
int pcie_configured = (io_sel == 0x7);
|
2008-10-21 22:28:33 +09:00
|
|
|
struct pci_region *r = hose->regions;
|
2008-08-13 01:13:08 +09:00
|
|
|
u32 temp32;
|
|
|
|
|
2009-01-09 17:01:52 +09:00
|
|
|
if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE3)){
|
2008-08-13 01:13:08 +09:00
|
|
|
printf ("\n PCIE3 connected to ULI as %s (base address %x)",
|
|
|
|
pcie_ep ? "End Point" : "Root Complex",
|
|
|
|
(uint)pci);
|
|
|
|
if (pci->pme_msg_det) {
|
|
|
|
pci->pme_msg_det = 0xffffffff;
|
|
|
|
debug (" with errors. Clearing. Now 0x%08x",pci->pme_msg_det);
|
|
|
|
}
|
|
|
|
printf ("\n");
|
|
|
|
|
|
|
|
/* inbound */
|
2008-10-21 22:28:33 +09:00
|
|
|
r += fsl_pci_setup_inbound_windows(r);
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
/* outbound memory */
|
2008-10-21 22:28:33 +09:00
|
|
|
pci_set_region(r++,
|
2008-12-03 07:08:36 +09:00
|
|
|
CONFIG_SYS_PCIE3_MEM_BUS,
|
2008-10-16 22:01:15 +09:00
|
|
|
CONFIG_SYS_PCIE3_MEM_PHYS,
|
|
|
|
CONFIG_SYS_PCIE3_MEM_SIZE,
|
2008-08-13 01:13:08 +09:00
|
|
|
PCI_REGION_MEM);
|
|
|
|
|
|
|
|
/* outbound io */
|
2008-10-21 22:28:33 +09:00
|
|
|
pci_set_region(r++,
|
2008-12-03 07:08:37 +09:00
|
|
|
CONFIG_SYS_PCIE3_IO_BUS,
|
2008-10-16 22:01:15 +09:00
|
|
|
CONFIG_SYS_PCIE3_IO_PHYS,
|
|
|
|
CONFIG_SYS_PCIE3_IO_SIZE,
|
2008-08-13 01:13:08 +09:00
|
|
|
PCI_REGION_IO);
|
|
|
|
|
2008-10-21 22:28:33 +09:00
|
|
|
hose->region_count = r - hose->regions;
|
2008-08-13 01:13:08 +09:00
|
|
|
hose->first_busno=first_free_busno;
|
|
|
|
pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data);
|
|
|
|
|
|
|
|
fsl_pci_init(hose);
|
|
|
|
|
|
|
|
first_free_busno=hose->last_busno+1;
|
|
|
|
printf (" PCIE3 on bus %02x - %02x\n",
|
|
|
|
hose->first_busno,hose->last_busno);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Activate ULI1575 legacy chip by performing a fake
|
|
|
|
* memory access. Needed to make ULI RTC work.
|
|
|
|
* Device 1d has the first on-board memory BAR.
|
|
|
|
*/
|
|
|
|
|
|
|
|
pci_hose_read_config_dword(hose, PCI_BDF(2, 0x1d, 0 ),
|
|
|
|
PCI_BASE_ADDRESS_1, &temp32);
|
2008-12-03 07:08:39 +09:00
|
|
|
if (temp32 >= CONFIG_SYS_PCIE3_MEM_BUS) {
|
2009-02-10 13:03:05 +09:00
|
|
|
void *p = pci_mem_to_virt(PCI_BDF(2, 0x1d, 0),
|
|
|
|
temp32, 4, 0);
|
|
|
|
debug(" uli1572 read to %p\n", p);
|
|
|
|
in_be32(p);
|
2008-08-13 01:13:08 +09:00
|
|
|
}
|
|
|
|
} else {
|
|
|
|
printf (" PCIE3: disabled\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
gur->devdisr |= MPC85xx_DEVDISR_PCIE3; /* disable */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCIE2
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE2_ADDR;
|
2008-08-13 01:13:08 +09:00
|
|
|
struct pci_controller *hose = &pcie2_hose;
|
|
|
|
int pcie_ep = (host_agent == 2) || (host_agent == 4) ||
|
2008-10-09 14:29:27 +09:00
|
|
|
(host_agent == 6) || (host_agent == 0);
|
Fix IO port selection issue on MPC8544DS and MPC8572DS boards
The IO port selection is not correct on MPC8572DS and MPC8544DS board.
This patch fixes this issue.
For MPC8572
Port cfg_io_ports
PCIE1 0x2, 0x3, 0x7, 0xb, 0xc, 0xf
PCIE2 0x3, 0x7
PCIE3 0x7
For MPC8544
Port cfg_io_ports
PCIE1 0x2, 0x3, 0x4, 0x5, 0x6, 0x7
PCIE2 0x4, 0x5, 0x6, 0x7
PCIE3 0x6, 0x7
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
2009-01-09 17:00:55 +09:00
|
|
|
int pcie_configured = (io_sel == 0x3) || (io_sel == 0x7);
|
2008-10-21 22:28:33 +09:00
|
|
|
struct pci_region *r = hose->regions;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
2009-01-09 17:01:52 +09:00
|
|
|
if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE2)){
|
2008-08-13 01:13:08 +09:00
|
|
|
printf ("\n PCIE2 connected to Slot 1 as %s (base address %x)",
|
|
|
|
pcie_ep ? "End Point" : "Root Complex",
|
|
|
|
(uint)pci);
|
|
|
|
if (pci->pme_msg_det) {
|
|
|
|
pci->pme_msg_det = 0xffffffff;
|
|
|
|
debug (" with errors. Clearing. Now 0x%08x",pci->pme_msg_det);
|
|
|
|
}
|
|
|
|
printf ("\n");
|
|
|
|
|
|
|
|
/* inbound */
|
2008-10-21 22:28:33 +09:00
|
|
|
r += fsl_pci_setup_inbound_windows(r);
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
/* outbound memory */
|
2008-10-21 22:28:33 +09:00
|
|
|
pci_set_region(r++,
|
2008-12-03 07:08:36 +09:00
|
|
|
CONFIG_SYS_PCIE2_MEM_BUS,
|
2008-10-16 22:01:15 +09:00
|
|
|
CONFIG_SYS_PCIE2_MEM_PHYS,
|
|
|
|
CONFIG_SYS_PCIE2_MEM_SIZE,
|
2008-08-13 01:13:08 +09:00
|
|
|
PCI_REGION_MEM);
|
|
|
|
|
|
|
|
/* outbound io */
|
2008-10-21 22:28:33 +09:00
|
|
|
pci_set_region(r++,
|
2008-12-03 07:08:37 +09:00
|
|
|
CONFIG_SYS_PCIE2_IO_BUS,
|
2008-10-16 22:01:15 +09:00
|
|
|
CONFIG_SYS_PCIE2_IO_PHYS,
|
|
|
|
CONFIG_SYS_PCIE2_IO_SIZE,
|
2008-08-13 01:13:08 +09:00
|
|
|
PCI_REGION_IO);
|
|
|
|
|
2008-10-21 22:28:33 +09:00
|
|
|
hose->region_count = r - hose->regions;
|
2008-08-13 01:13:08 +09:00
|
|
|
hose->first_busno=first_free_busno;
|
|
|
|
pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data);
|
|
|
|
|
|
|
|
fsl_pci_init(hose);
|
|
|
|
first_free_busno=hose->last_busno+1;
|
|
|
|
printf (" PCIE2 on bus %02x - %02x\n",
|
|
|
|
hose->first_busno,hose->last_busno);
|
|
|
|
|
|
|
|
} else {
|
|
|
|
printf (" PCIE2: disabled\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
gur->devdisr |= MPC85xx_DEVDISR_PCIE2; /* disable */
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_PCIE1
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE1_ADDR;
|
2008-08-13 01:13:08 +09:00
|
|
|
struct pci_controller *hose = &pcie1_hose;
|
2008-10-09 14:29:27 +09:00
|
|
|
int pcie_ep = (host_agent <= 1) || (host_agent == 4) ||
|
2008-08-13 01:13:08 +09:00
|
|
|
(host_agent == 5);
|
Fix IO port selection issue on MPC8544DS and MPC8572DS boards
The IO port selection is not correct on MPC8572DS and MPC8544DS board.
This patch fixes this issue.
For MPC8572
Port cfg_io_ports
PCIE1 0x2, 0x3, 0x7, 0xb, 0xc, 0xf
PCIE2 0x3, 0x7
PCIE3 0x7
For MPC8544
Port cfg_io_ports
PCIE1 0x2, 0x3, 0x4, 0x5, 0x6, 0x7
PCIE2 0x4, 0x5, 0x6, 0x7
PCIE3 0x6, 0x7
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
2009-01-09 17:00:55 +09:00
|
|
|
int pcie_configured = (io_sel == 0x2) || (io_sel == 0x3) ||
|
|
|
|
(io_sel == 0x7) || (io_sel == 0xb) ||
|
|
|
|
(io_sel == 0xc) || (io_sel == 0xf);
|
2008-10-21 22:28:33 +09:00
|
|
|
struct pci_region *r = hose->regions;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)){
|
|
|
|
printf ("\n PCIE1 connected to Slot 2 as %s (base address %x)",
|
|
|
|
pcie_ep ? "End Point" : "Root Complex",
|
|
|
|
(uint)pci);
|
|
|
|
if (pci->pme_msg_det) {
|
|
|
|
pci->pme_msg_det = 0xffffffff;
|
|
|
|
debug (" with errors. Clearing. Now 0x%08x",pci->pme_msg_det);
|
|
|
|
}
|
|
|
|
printf ("\n");
|
|
|
|
|
|
|
|
/* inbound */
|
2008-10-21 22:28:33 +09:00
|
|
|
r += fsl_pci_setup_inbound_windows(r);
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
/* outbound memory */
|
2008-10-21 22:28:33 +09:00
|
|
|
pci_set_region(r++,
|
2008-12-03 07:08:36 +09:00
|
|
|
CONFIG_SYS_PCIE1_MEM_BUS,
|
2008-10-16 22:01:15 +09:00
|
|
|
CONFIG_SYS_PCIE1_MEM_PHYS,
|
|
|
|
CONFIG_SYS_PCIE1_MEM_SIZE,
|
2008-08-13 01:13:08 +09:00
|
|
|
PCI_REGION_MEM);
|
|
|
|
|
|
|
|
/* outbound io */
|
2008-10-21 22:28:33 +09:00
|
|
|
pci_set_region(r++,
|
2008-12-03 07:08:37 +09:00
|
|
|
CONFIG_SYS_PCIE1_IO_BUS,
|
2008-10-16 22:01:15 +09:00
|
|
|
CONFIG_SYS_PCIE1_IO_PHYS,
|
|
|
|
CONFIG_SYS_PCIE1_IO_SIZE,
|
2008-08-13 01:13:08 +09:00
|
|
|
PCI_REGION_IO);
|
|
|
|
|
2008-10-21 22:28:33 +09:00
|
|
|
hose->region_count = r - hose->regions;
|
2008-08-13 01:13:08 +09:00
|
|
|
hose->first_busno=first_free_busno;
|
|
|
|
|
|
|
|
pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data);
|
|
|
|
|
|
|
|
fsl_pci_init(hose);
|
|
|
|
|
|
|
|
first_free_busno=hose->last_busno+1;
|
|
|
|
printf(" PCIE1 on bus %02x - %02x\n",
|
|
|
|
hose->first_busno,hose->last_busno);
|
|
|
|
|
|
|
|
} else {
|
|
|
|
printf (" PCIE1: disabled\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
gur->devdisr |= MPC85xx_DEVDISR_PCIE; /* disable */
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int board_early_init_r(void)
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
|
2008-08-13 01:13:08 +09:00
|
|
|
const u8 flash_esel = 2;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Remap Boot flash + PROMJET region to caching-inhibited
|
|
|
|
* so that flash can be erased properly.
|
|
|
|
*/
|
|
|
|
|
2008-09-23 04:11:11 +09:00
|
|
|
/* Flush d-cache and invalidate i-cache of any FLASH data */
|
2008-11-03 00:14:22 +09:00
|
|
|
flush_dcache();
|
|
|
|
invalidate_icache();
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
/* invalidate existing TLB entry for flash + promjet */
|
|
|
|
disable_tlb(flash_esel);
|
|
|
|
|
2008-12-03 05:19:34 +09:00
|
|
|
set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS, /* tlb, epn, rpn */
|
2008-08-13 01:13:08 +09:00
|
|
|
MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, /* perms, wimge */
|
|
|
|
0, flash_esel, BOOKE_PAGESZ_256M, 1); /* ts, esel, tsize, iprot */
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_GET_CLK_FROM_ICS307
|
|
|
|
/* decode S[0-2] to Output Divider (OD) */
|
|
|
|
static unsigned char ics307_S_to_OD[] = {
|
|
|
|
10, 2, 8, 4, 5, 7, 3, 6
|
|
|
|
};
|
|
|
|
|
|
|
|
/* Calculate frequency being generated by ICS307-02 clock chip based upon
|
|
|
|
* the control bytes being programmed into it. */
|
|
|
|
/* XXX: This function should probably go into a common library */
|
|
|
|
static unsigned long
|
|
|
|
ics307_clk_freq (unsigned char cw0, unsigned char cw1, unsigned char cw2)
|
|
|
|
{
|
|
|
|
const unsigned long InputFrequency = CONFIG_ICS307_REFCLK_HZ;
|
|
|
|
unsigned long VDW = ((cw1 << 1) & 0x1FE) + ((cw2 >> 7) & 1);
|
|
|
|
unsigned long RDW = cw2 & 0x7F;
|
|
|
|
unsigned long OD = ics307_S_to_OD[cw0 & 0x7];
|
|
|
|
unsigned long freq;
|
|
|
|
|
|
|
|
/* CLK1Frequency = InputFrequency * 2 * (VDW + 8) / ((RDW + 2) * OD) */
|
|
|
|
|
|
|
|
/* cw0: C1 C0 TTL F1 F0 S2 S1 S0
|
|
|
|
* cw1: V8 V7 V6 V5 V4 V3 V2 V1
|
|
|
|
* cw2: V0 R6 R5 R4 R3 R2 R1 R0
|
|
|
|
*
|
|
|
|
* R6:R0 = Reference Divider Word (RDW)
|
|
|
|
* V8:V0 = VCO Divider Word (VDW)
|
|
|
|
* S2:S0 = Output Divider Select (OD)
|
|
|
|
* F1:F0 = Function of CLK2 Output
|
|
|
|
* TTL = duty cycle
|
|
|
|
* C1:C0 = internal load capacitance for cyrstal
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Adding 1 to get a "nicely" rounded number, but this needs
|
|
|
|
* more tweaking to get a "properly" rounded number. */
|
|
|
|
|
|
|
|
freq = 1 + (InputFrequency * 2 * (VDW + 8) / ((RDW + 2) * OD));
|
|
|
|
|
|
|
|
debug("ICS307: CW[0-2]: %02X %02X %02X => %u Hz\n", cw0, cw1, cw2,
|
|
|
|
freq);
|
|
|
|
return freq;
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned long get_board_sys_clk(ulong dummy)
|
|
|
|
{
|
|
|
|
return ics307_clk_freq (
|
|
|
|
in8(PIXIS_BASE + PIXIS_VSYSCLK0),
|
|
|
|
in8(PIXIS_BASE + PIXIS_VSYSCLK1),
|
|
|
|
in8(PIXIS_BASE + PIXIS_VSYSCLK2)
|
|
|
|
);
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned long get_board_ddr_clk(ulong dummy)
|
|
|
|
{
|
|
|
|
return ics307_clk_freq (
|
|
|
|
in8(PIXIS_BASE + PIXIS_VDDRCLK0),
|
|
|
|
in8(PIXIS_BASE + PIXIS_VDDRCLK1),
|
|
|
|
in8(PIXIS_BASE + PIXIS_VDDRCLK2)
|
|
|
|
);
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
unsigned long get_board_sys_clk(ulong dummy)
|
|
|
|
{
|
|
|
|
u8 i;
|
|
|
|
ulong val = 0;
|
|
|
|
|
|
|
|
i = in8(PIXIS_BASE + PIXIS_SPD);
|
|
|
|
i &= 0x07;
|
|
|
|
|
|
|
|
switch (i) {
|
|
|
|
case 0:
|
|
|
|
val = 33333333;
|
|
|
|
break;
|
|
|
|
case 1:
|
|
|
|
val = 40000000;
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
val = 50000000;
|
|
|
|
break;
|
|
|
|
case 3:
|
|
|
|
val = 66666666;
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
val = 83333333;
|
|
|
|
break;
|
|
|
|
case 5:
|
|
|
|
val = 100000000;
|
|
|
|
break;
|
|
|
|
case 6:
|
|
|
|
val = 133333333;
|
|
|
|
break;
|
|
|
|
case 7:
|
|
|
|
val = 166666666;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned long get_board_ddr_clk(ulong dummy)
|
|
|
|
{
|
|
|
|
u8 i;
|
|
|
|
ulong val = 0;
|
|
|
|
|
|
|
|
i = in8(PIXIS_BASE + PIXIS_SPD);
|
|
|
|
i &= 0x38;
|
|
|
|
i >>= 3;
|
|
|
|
|
|
|
|
switch (i) {
|
|
|
|
case 0:
|
|
|
|
val = 33333333;
|
|
|
|
break;
|
|
|
|
case 1:
|
|
|
|
val = 40000000;
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
val = 50000000;
|
|
|
|
break;
|
|
|
|
case 3:
|
|
|
|
val = 66666666;
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
val = 83333333;
|
|
|
|
break;
|
|
|
|
case 5:
|
|
|
|
val = 100000000;
|
|
|
|
break;
|
|
|
|
case 6:
|
|
|
|
val = 133333333;
|
|
|
|
break;
|
|
|
|
case 7:
|
|
|
|
val = 166666666;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2008-10-10 12:40:59 +09:00
|
|
|
#ifdef CONFIG_TSEC_ENET
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
|
|
{
|
|
|
|
struct tsec_info_struct tsec_info[4];
|
|
|
|
volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
|
|
int num = 0;
|
|
|
|
|
|
|
|
#ifdef CONFIG_TSEC1
|
|
|
|
SET_STD_TSEC_INFO(tsec_info[num], 1);
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII1_DIS))
|
|
|
|
tsec_info[num].flags |= TSEC_SGMII;
|
|
|
|
num++;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_TSEC2
|
|
|
|
SET_STD_TSEC_INFO(tsec_info[num], 2);
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
|
|
|
|
tsec_info[num].flags |= TSEC_SGMII;
|
|
|
|
num++;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_TSEC3
|
|
|
|
SET_STD_TSEC_INFO(tsec_info[num], 3);
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
|
|
|
|
tsec_info[num].flags |= TSEC_SGMII;
|
|
|
|
num++;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_TSEC4
|
|
|
|
SET_STD_TSEC_INFO(tsec_info[num], 4);
|
|
|
|
if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII4_DIS))
|
|
|
|
tsec_info[num].flags |= TSEC_SGMII;
|
|
|
|
num++;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
if (!num) {
|
|
|
|
printf("No TSECs initialized\n");
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-12-06 11:10:22 +09:00
|
|
|
#ifdef CONFIG_FSL_SGMII_RISER
|
2008-10-10 12:40:59 +09:00
|
|
|
fsl_sgmii_riser_init(tsec_info, num);
|
2008-12-06 11:10:22 +09:00
|
|
|
#endif
|
2008-10-10 12:40:59 +09:00
|
|
|
|
|
|
|
tsec_eth_init(bis, tsec_info, num);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2008-08-13 01:13:08 +09:00
|
|
|
#if defined(CONFIG_OF_BOARD_SETUP)
|
2008-10-21 22:28:33 +09:00
|
|
|
extern void ft_fsl_pci_setup(void *blob, const char *pci_alias,
|
2008-11-03 00:14:22 +09:00
|
|
|
struct pci_controller *hose);
|
2008-10-21 22:28:33 +09:00
|
|
|
|
2008-08-13 01:13:08 +09:00
|
|
|
void ft_board_setup(void *blob, bd_t *bd)
|
|
|
|
{
|
2009-02-10 13:03:04 +09:00
|
|
|
phys_addr_t base;
|
|
|
|
phys_size_t size;
|
2008-08-13 01:13:08 +09:00
|
|
|
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
|
|
|
|
base = getenv_bootm_low();
|
|
|
|
size = getenv_bootm_size();
|
|
|
|
|
|
|
|
fdt_fixup_memory(blob, (u64)base, (u64)size);
|
|
|
|
|
|
|
|
#ifdef CONFIG_PCIE3
|
2008-10-21 22:28:33 +09:00
|
|
|
ft_fsl_pci_setup(blob, "pci0", &pcie3_hose);
|
2008-08-13 01:13:08 +09:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_PCIE2
|
2008-10-21 22:28:33 +09:00
|
|
|
ft_fsl_pci_setup(blob, "pci1", &pcie2_hose);
|
2008-08-13 01:13:08 +09:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_PCIE1
|
2008-10-21 22:28:33 +09:00
|
|
|
ft_fsl_pci_setup(blob, "pci2", &pcie1_hose);
|
2008-08-13 01:13:08 +09:00
|
|
|
#endif
|
2008-12-06 11:10:22 +09:00
|
|
|
#ifdef CONFIG_FSL_SGMII_RISER
|
|
|
|
fsl_sgmii_riser_fdt_fixup(blob);
|
|
|
|
#endif
|
2008-08-13 01:13:08 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_MP
|
|
|
|
extern void cpu_mp_lmb_reserve(struct lmb *lmb);
|
|
|
|
|
|
|
|
void board_lmb_reserve(struct lmb *lmb)
|
|
|
|
{
|
|
|
|
cpu_mp_lmb_reserve(lmb);
|
|
|
|
}
|
|
|
|
#endif
|