2018-05-07 06:58:06 +09:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2002-11-18 09:14:45 +09:00
|
|
|
/*
|
2010-07-25 03:22:02 +09:00
|
|
|
* (C) Copyright 2002-2010
|
2002-11-18 09:14:45 +09:00
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASM_GBL_DATA_H
|
|
|
|
#define __ASM_GBL_DATA_H
|
2012-12-14 05:48:30 +09:00
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
2015-08-11 11:44:31 +09:00
|
|
|
#include <asm/processor.h>
|
2019-12-07 13:42:05 +09:00
|
|
|
#include <asm/mrccache.h>
|
2015-08-11 11:44:31 +09:00
|
|
|
|
2014-11-13 14:42:23 +09:00
|
|
|
enum pei_boot_mode_t {
|
|
|
|
PEI_BOOT_NONE = 0,
|
|
|
|
PEI_BOOT_SOFT_RESET,
|
|
|
|
PEI_BOOT_RESUME,
|
|
|
|
|
|
|
|
};
|
|
|
|
|
2016-03-12 14:07:26 +09:00
|
|
|
struct dimm_info {
|
|
|
|
uint32_t dimm_size;
|
|
|
|
uint16_t ddr_type;
|
|
|
|
uint16_t ddr_frequency;
|
|
|
|
uint8_t rank_per_dimm;
|
|
|
|
uint8_t channel_num;
|
|
|
|
uint8_t dimm_num;
|
|
|
|
uint8_t bank_locator;
|
|
|
|
/* The 5th byte is '\0' for the end of string */
|
|
|
|
uint8_t serial[5];
|
|
|
|
/* The 19th byte is '\0' for the end of string */
|
|
|
|
uint8_t module_part_number[19];
|
|
|
|
uint16_t mod_id;
|
|
|
|
uint8_t mod_type;
|
|
|
|
uint8_t bus_width;
|
|
|
|
} __packed;
|
|
|
|
|
|
|
|
struct pei_memory_info {
|
|
|
|
uint8_t dimm_cnt;
|
|
|
|
/* Maximum num of dimm is 8 */
|
|
|
|
struct dimm_info dimm[8];
|
|
|
|
} __packed;
|
|
|
|
|
2014-11-13 14:42:28 +09:00
|
|
|
struct memory_area {
|
|
|
|
uint64_t start;
|
|
|
|
uint64_t size;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct memory_info {
|
|
|
|
int num_areas;
|
|
|
|
uint64_t total_memory;
|
|
|
|
uint64_t total_32bit_memory;
|
|
|
|
struct memory_area area[CONFIG_NR_DRAM_BANKS];
|
|
|
|
};
|
|
|
|
|
2015-01-02 08:18:07 +09:00
|
|
|
#define MAX_MTRR_REQUESTS 8
|
|
|
|
|
|
|
|
/**
|
|
|
|
* A request for a memory region to be set up in a particular way. These
|
|
|
|
* requests are processed before board_init_r() is called. They are generally
|
|
|
|
* optional and can be ignored with some performance impact.
|
|
|
|
*/
|
|
|
|
struct mtrr_request {
|
|
|
|
int type; /* MTRR_TYPE_... */
|
|
|
|
uint64_t start;
|
|
|
|
uint64_t size;
|
|
|
|
};
|
|
|
|
|
2019-12-07 13:42:07 +09:00
|
|
|
/**
|
|
|
|
* struct mrc_output - holds the MRC data
|
|
|
|
*
|
|
|
|
* @buf: MRC training data to save for the next boot. This is set to point to
|
|
|
|
* the raw data after SDRAM init is complete. Then mrccache_setup()
|
|
|
|
* turns it into a proper cache record with a checksum
|
|
|
|
* @len: Length of @buf
|
|
|
|
* @cache: Resulting cache record
|
|
|
|
*/
|
|
|
|
struct mrc_output {
|
|
|
|
char *buf;
|
|
|
|
uint len;
|
|
|
|
struct mrc_data_container *cache;
|
|
|
|
};
|
|
|
|
|
2012-12-14 05:48:30 +09:00
|
|
|
/* Architecture-specific global data */
|
|
|
|
struct arch_global_data {
|
2015-08-11 11:44:31 +09:00
|
|
|
u64 gdt[X86_GDT_NUM_ENTRIES] __aligned(16);
|
2015-01-22 12:29:40 +09:00
|
|
|
struct global_data *gd_addr; /* Location of Global Data */
|
|
|
|
uint8_t x86; /* CPU family */
|
|
|
|
uint8_t x86_vendor; /* CPU vendor */
|
|
|
|
uint8_t x86_model;
|
|
|
|
uint8_t x86_mask;
|
2014-11-09 23:18:56 +09:00
|
|
|
uint32_t x86_device;
|
2013-03-01 04:26:12 +09:00
|
|
|
uint64_t tsc_base; /* Initial value returned by rdtsc() */
|
2019-10-21 12:37:47 +09:00
|
|
|
bool tsc_inited; /* true if tsc is ready for use */
|
2017-09-06 10:49:46 +09:00
|
|
|
unsigned long clock_rate; /* Clock rate of timer in Hz */
|
2013-03-01 04:26:15 +09:00
|
|
|
void *new_fdt; /* Relocated FDT */
|
2014-11-07 05:20:10 +09:00
|
|
|
uint32_t bist; /* Built-in self test value */
|
2014-11-13 14:42:23 +09:00
|
|
|
enum pei_boot_mode_t pei_boot_mode;
|
2014-11-13 14:42:24 +09:00
|
|
|
const struct pch_gpio_map *gpio_map; /* board GPIO map */
|
2014-11-13 14:42:28 +09:00
|
|
|
struct memory_info meminfo; /* Memory information */
|
2016-03-12 14:07:26 +09:00
|
|
|
struct pei_memory_info pei_meminfo; /* PEI memory information */
|
2019-08-03 17:30:12 +09:00
|
|
|
#ifdef CONFIG_USE_HOB
|
2015-01-22 12:29:40 +09:00
|
|
|
void *hob_list; /* FSP HOB list */
|
2014-12-12 22:05:31 +09:00
|
|
|
#endif
|
2015-01-02 08:18:07 +09:00
|
|
|
struct mtrr_request mtrr_req[MAX_MTRR_REQUESTS];
|
|
|
|
int mtrr_req_count;
|
2015-01-22 12:29:40 +09:00
|
|
|
int has_mtrr;
|
2019-12-07 13:42:07 +09:00
|
|
|
/* MRC training data */
|
|
|
|
struct mrc_output mrc[MRC_TYPE_COUNT];
|
2015-08-05 03:33:57 +09:00
|
|
|
ulong table; /* Table pointer from previous loader */
|
2017-01-16 23:04:17 +09:00
|
|
|
int turbo_state; /* Current turbo state */
|
2017-01-16 23:04:16 +09:00
|
|
|
struct irq_routing_table *pirq_routing_table;
|
2019-12-07 13:41:41 +09:00
|
|
|
int dw_i2c_num_cards; /* Used by designware i2c driver */
|
2016-05-11 23:44:59 +09:00
|
|
|
#ifdef CONFIG_SEABIOS
|
|
|
|
u32 high_table_ptr;
|
|
|
|
u32 high_table_limit;
|
|
|
|
#endif
|
2017-04-21 23:24:33 +09:00
|
|
|
int prev_sleep_state; /* Previous sleep state ACPI_S0/1../5 */
|
2017-04-21 23:24:47 +09:00
|
|
|
ulong backup_mem; /* Backup memory address for S3 */
|
2019-12-07 13:42:21 +09:00
|
|
|
#ifdef CONFIG_FSP_VERSION2
|
|
|
|
struct fsp_header *fsp_s_hdr; /* Pointer to FSP-S header */
|
|
|
|
#endif
|
2020-04-27 00:19:53 +09:00
|
|
|
ulong acpi_start; /* Start address of ACPI tables */
|
2012-12-14 05:48:30 +09:00
|
|
|
};
|
|
|
|
|
2011-09-01 09:48:27 +09:00
|
|
|
#endif
|
2002-11-18 09:14:45 +09:00
|
|
|
|
2012-12-14 05:49:27 +09:00
|
|
|
#include <asm-generic/global_data.h>
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
2017-01-16 23:03:59 +09:00
|
|
|
# if defined(CONFIG_EFI_APP) || CONFIG_IS_ENABLED(X86_64)
|
2015-08-01 00:31:35 +09:00
|
|
|
|
2017-01-16 23:03:59 +09:00
|
|
|
/* TODO(sjg@chromium.org): Consider using a fixed register for gd on x86_64 */
|
2015-08-01 00:31:35 +09:00
|
|
|
#define gd global_data_ptr
|
|
|
|
|
|
|
|
#define DECLARE_GLOBAL_DATA_PTR extern struct global_data *global_data_ptr
|
|
|
|
# else
|
2013-06-12 03:14:52 +09:00
|
|
|
static inline __attribute__((no_instrument_function)) gd_t *get_fs_gd_ptr(void)
|
2011-12-31 20:58:15 +09:00
|
|
|
{
|
|
|
|
gd_t *gd_ptr;
|
|
|
|
|
2017-01-16 23:03:59 +09:00
|
|
|
#if CONFIG_IS_ENABLED(X86_64)
|
|
|
|
asm volatile("fs mov 0, %0\n" : "=r" (gd_ptr));
|
|
|
|
#else
|
2011-12-31 20:58:15 +09:00
|
|
|
asm volatile("fs movl 0, %0\n" : "=r" (gd_ptr));
|
2017-01-16 23:03:59 +09:00
|
|
|
#endif
|
2011-12-31 20:58:15 +09:00
|
|
|
|
|
|
|
return gd_ptr;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define gd get_fs_gd_ptr()
|
2010-10-07 18:03:29 +09:00
|
|
|
|
2015-08-01 00:31:28 +09:00
|
|
|
#define DECLARE_GLOBAL_DATA_PTR
|
2015-08-01 00:31:35 +09:00
|
|
|
# endif
|
2015-08-01 00:31:28 +09:00
|
|
|
|
2010-10-07 18:03:29 +09:00
|
|
|
#endif
|
|
|
|
|
2002-11-18 09:14:45 +09:00
|
|
|
#endif /* __ASM_GBL_DATA_H */
|