2012-09-14 05:23:35 +09:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2012 Michal Simek <monstr@monstr.eu>
|
|
|
|
* Copyright (C) 2012 Xilinx, Inc. All rights reserved.
|
|
|
|
*
|
2013-10-07 20:07:26 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2012-09-14 05:23:35 +09:00
|
|
|
*/
|
|
|
|
#include <common.h>
|
2013-02-04 20:42:25 +09:00
|
|
|
#include <asm/io.h>
|
2013-11-22 06:38:54 +09:00
|
|
|
#include <asm/arch/clk.h>
|
2013-02-04 20:38:59 +09:00
|
|
|
#include <asm/arch/sys_proto.h>
|
2013-02-04 20:42:25 +09:00
|
|
|
#include <asm/arch/hardware.h>
|
2012-09-14 05:23:35 +09:00
|
|
|
|
2013-02-04 20:42:25 +09:00
|
|
|
void lowlevel_init(void)
|
2013-08-22 21:52:02 +09:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
int arch_cpu_init(void)
|
2013-02-04 20:42:25 +09:00
|
|
|
{
|
|
|
|
zynq_slcr_unlock();
|
|
|
|
|
|
|
|
/* Device config APB, unlock the PCAP */
|
|
|
|
writel(0x757BDF0D, &devcfg_base->unlock);
|
|
|
|
writel(0xFFFFFFFF, &devcfg_base->rom_shadow);
|
|
|
|
|
2013-08-28 15:26:41 +09:00
|
|
|
#if (CONFIG_SYS_SDRAM_BASE == 0)
|
|
|
|
/* remap DDR to zero, FILTERSTART */
|
|
|
|
writel(0, &scu_base->filter_start);
|
|
|
|
|
2013-02-04 20:42:25 +09:00
|
|
|
/* OCM_CFG, Mask out the ROM, map ram into upper addresses */
|
|
|
|
writel(0x1F, &slcr_base->ocm_cfg);
|
|
|
|
/* FPGA_RST_CTRL, clear resets on AXI fabric ports */
|
|
|
|
writel(0x0, &slcr_base->fpga_rst_ctrl);
|
|
|
|
/* Set urgent bits with register */
|
|
|
|
writel(0x0, &slcr_base->ddr_urgent_sel);
|
|
|
|
/* Urgent write, ports S2/S3 */
|
|
|
|
writel(0xC, &slcr_base->ddr_urgent);
|
2013-08-28 15:26:41 +09:00
|
|
|
#endif
|
2013-02-04 20:42:25 +09:00
|
|
|
|
2013-11-22 06:38:54 +09:00
|
|
|
zynq_clk_early_init();
|
2013-02-04 20:42:25 +09:00
|
|
|
zynq_slcr_lock();
|
2013-08-22 21:52:02 +09:00
|
|
|
|
|
|
|
return 0;
|
2013-02-04 20:42:25 +09:00
|
|
|
}
|
2012-09-14 05:23:35 +09:00
|
|
|
|
|
|
|
void reset_cpu(ulong addr)
|
|
|
|
{
|
2013-02-04 20:38:59 +09:00
|
|
|
zynq_slcr_cpu_reset();
|
2012-09-14 05:23:35 +09:00
|
|
|
while (1)
|
|
|
|
;
|
|
|
|
}
|
2014-01-03 17:32:35 +09:00
|
|
|
|
|
|
|
#ifndef CONFIG_SYS_DCACHE_OFF
|
|
|
|
void enable_caches(void)
|
|
|
|
{
|
|
|
|
/* Enable D-cache. I-cache is already enabled in start.S */
|
|
|
|
dcache_enable();
|
|
|
|
}
|
|
|
|
#endif
|