mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-03 16:53:44 +09:00
37 lines
842 B
C
37 lines
842 B
C
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
/*
|
||
|
|
* (C) Copyright 2019 Rockchip Electronics Co., Ltd
|
||
|
|
*/
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
#include <asm/arch-rockchip/grf_rk3188.h>
|
||
|
|
#include <asm/arch-rockchip/hardware.h>
|
||
|
|
|
||
|
|
#ifdef CONFIG_DEBUG_UART_BOARD_INIT
|
||
|
|
void board_debug_uart_init(void)
|
||
|
|
{
|
||
|
|
/* Enable early UART on the RK3188 */
|
||
|
|
#define GRF_BASE 0x20008000
|
||
|
|
struct rk3188_grf * const grf = (void *)GRF_BASE;
|
||
|
|
enum {
|
||
|
|
GPIO1B1_SHIFT = 2,
|
||
|
|
GPIO1B1_MASK = 3,
|
||
|
|
GPIO1B1_GPIO = 0,
|
||
|
|
GPIO1B1_UART2_SOUT,
|
||
|
|
GPIO1B1_JTAG_TDO,
|
||
|
|
|
||
|
|
GPIO1B0_SHIFT = 0,
|
||
|
|
GPIO1B0_MASK = 3,
|
||
|
|
GPIO1B0_GPIO = 0,
|
||
|
|
GPIO1B0_UART2_SIN,
|
||
|
|
GPIO1B0_JTAG_TDI,
|
||
|
|
};
|
||
|
|
|
||
|
|
rk_clrsetreg(&grf->gpio1b_iomux,
|
||
|
|
GPIO1B1_MASK << GPIO1B1_SHIFT |
|
||
|
|
GPIO1B0_MASK << GPIO1B0_SHIFT,
|
||
|
|
GPIO1B1_UART2_SOUT << GPIO1B1_SHIFT |
|
||
|
|
GPIO1B0_UART2_SIN << GPIO1B0_SHIFT);
|
||
|
|
}
|
||
|
|
#endif
|