mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-19 08:28:51 +09:00
242 lines
5.5 KiB
C
242 lines
5.5 KiB
C
![]() |
/*
|
||
|
* WORK Microwave work_92105 board configuration file
|
||
|
*
|
||
|
* (C) Copyright 2014 DENX Software Engineering GmbH
|
||
|
* Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
|
||
|
*
|
||
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
*/
|
||
|
|
||
|
#ifndef __CONFIG_WORK_92105_H__
|
||
|
#define __CONFIG_WORK_92105_H__
|
||
|
|
||
|
/* SoC and board defines */
|
||
|
#include <linux/sizes.h>
|
||
|
#include <asm/arch/cpu.h>
|
||
|
|
||
|
/*
|
||
|
* Define work_92105 machine type by hand -- done only for compatibility
|
||
|
* with original board code
|
||
|
*/
|
||
|
#define MACH_TYPE_WORK_92105 736
|
||
|
#define CONFIG_MACH_TYPE MACH_TYPE_WORK_92105
|
||
|
|
||
|
#define CONFIG_SYS_ICACHE_OFF
|
||
|
#define CONFIG_SYS_DCACHE_OFF
|
||
|
#if !defined(CONFIG_SPL_BUILD)
|
||
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
||
|
#endif
|
||
|
#define CONFIG_BOARD_EARLY_INIT_F
|
||
|
#define CONFIG_BOARD_EARLY_INIT_R
|
||
|
|
||
|
/* generate LPC32XX-specific SPL image */
|
||
|
#define CONFIG_LPC32XX_SPL
|
||
|
|
||
|
/*
|
||
|
* Memory configurations
|
||
|
*/
|
||
|
#define CONFIG_NR_DRAM_BANKS 1
|
||
|
#define CONFIG_SYS_MALLOC_LEN SZ_1M
|
||
|
#define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
|
||
|
#define CONFIG_SYS_SDRAM_SIZE SZ_128M
|
||
|
#define CONFIG_SYS_TEXT_BASE 0x80100000
|
||
|
#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + SZ_32K)
|
||
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - SZ_1M)
|
||
|
|
||
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_32K)
|
||
|
|
||
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_512K \
|
||
|
- GENERATED_GBL_DATA_SIZE)
|
||
|
|
||
|
/*
|
||
|
* Serial Driver
|
||
|
*/
|
||
|
#define CONFIG_SYS_LPC32XX_UART 5 /* UART5 - NS16550 */
|
||
|
#define CONFIG_BAUDRATE 115200
|
||
|
|
||
|
/*
|
||
|
* Ethernet Driver
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_PHY_SMSC
|
||
|
#define CONFIG_LPC32XX_ETH
|
||
|
#define CONFIG_PHYLIB
|
||
|
#define CONFIG_PHY_ADDR 0
|
||
|
#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
||
|
#define CONFIG_CMD_MII
|
||
|
#define CONFIG_CMD_PING
|
||
|
#define CONFIG_CMD_DHCP
|
||
|
/* FIXME: remove "Waiting for PHY auto negotiation to complete..." message */
|
||
|
|
||
|
/*
|
||
|
* I2C driver
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_SYS_I2C_LPC32XX
|
||
|
#define CONFIG_SYS_I2C
|
||
|
#define CONFIG_CMD_I2C
|
||
|
#define CONFIG_SYS_I2C_SPEED 350000
|
||
|
|
||
|
/*
|
||
|
* I2C EEPROM
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_CMD_EEPROM
|
||
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x56
|
||
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
|
||
|
|
||
|
/*
|
||
|
* I2C RTC
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_CMD_DATE
|
||
|
#define CONFIG_RTC_DS1374
|
||
|
|
||
|
/*
|
||
|
* I2C Temperature Sensor (DTT)
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_CMD_DTT
|
||
|
#define CONFIG_DTT_SENSORS { 0, 1 }
|
||
|
#define CONFIG_DTT_DS620
|
||
|
|
||
|
/*
|
||
|
* U-Boot General Configurations
|
||
|
*/
|
||
|
#define CONFIG_SYS_GENERIC_BOARD
|
||
|
#define CONFIG_SYS_LONGHELP
|
||
|
#define CONFIG_SYS_CBSIZE 1024
|
||
|
#define CONFIG_SYS_PBSIZE \
|
||
|
(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
|
||
|
#define CONFIG_SYS_MAXARGS 16
|
||
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
||
|
|
||
|
#define CONFIG_SYS_HUSH_PARSER
|
||
|
|
||
|
#define CONFIG_AUTO_COMPLETE
|
||
|
#define CONFIG_CMDLINE_EDITING
|
||
|
#define CONFIG_VERSION_VARIABLE
|
||
|
#define CONFIG_DISPLAY_CPUINFO
|
||
|
#define CONFIG_DOS_PARTITION
|
||
|
|
||
|
/*
|
||
|
* No NOR
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_SYS_NO_FLASH
|
||
|
|
||
|
/*
|
||
|
* NAND chip timings for FIXME: which one?
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_TCEA_DELAY 333333333
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_BUSY_DELAY 10000000
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_NAND_TA 18181818
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_RD_HIGH 31250000
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_RD_LOW 45454545
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_WR_HIGH 40000000
|
||
|
#define CONFIG_LPC32XX_NAND_MLC_WR_LOW 83333333
|
||
|
|
||
|
/*
|
||
|
* NAND
|
||
|
*/
|
||
|
|
||
|
/* driver configuration */
|
||
|
#define CONFIG_SYS_NAND_SELF_INIT
|
||
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
||
|
#define CONFIG_SYS_MAX_NAND_CHIPS 1
|
||
|
#define CONFIG_SYS_NAND_BASE MLC_NAND_BASE
|
||
|
#define CONFIG_NAND_LPC32XX_MLC
|
||
|
|
||
|
#define CONFIG_CMD_NAND
|
||
|
|
||
|
/*
|
||
|
* GPIO
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_CMD_GPIO
|
||
|
#define CONFIG_LPC32XX_GPIO
|
||
|
|
||
|
/*
|
||
|
* SSP/SPI/DISPLAY
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_CMD_SPI
|
||
|
#define CONFIG_LPC32XX_SSP
|
||
|
#define CONFIG_LPC32XX_SSP_TIMEOUT 100000
|
||
|
#define CONFIG_CMD_MAX6957
|
||
|
#define CONFIG_CMD_HD44760
|
||
|
/*
|
||
|
* Environment
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_ENV_IS_IN_NAND 1
|
||
|
#define CONFIG_ENV_SIZE 0x00020000
|
||
|
#define CONFIG_ENV_OFFSET 0x00100000
|
||
|
#define CONFIG_ENV_OFFSET_REDUND 0x00120000
|
||
|
#define CONFIG_ENV_ADDR 0x80000100
|
||
|
|
||
|
/*
|
||
|
* Provide default ethernet address
|
||
|
*
|
||
|
* THIS IS NORMALLY NOT DONE. HERE WE KEEP WHAT WAS IN THE PORTED
|
||
|
* BOARD CONFIG IN CASE SOME PROVISIONING PROCESS OUT THERE EXPECTS
|
||
|
* THIS MAC ADDRESS WHEN THE DEVICE HAS STILL ITS DEFAULT CONFIG.
|
||
|
*/
|
||
|
|
||
|
#define CONFIG_ETHADDR 00:12:B4:00:AF:FE
|
||
|
#define CONFIG_OVERWRITE_ETHADDR_ONCE
|
||
|
|
||
|
/*
|
||
|
* U-Boot Commands
|
||
|
*/
|
||
|
#include <config_cmd_default.h>
|
||
|
|
||
|
/*
|
||
|
* Boot Linux
|
||
|
*/
|
||
|
#define CONFIG_CMDLINE_TAG
|
||
|
#define CONFIG_SETUP_MEMORY_TAGS
|
||
|
#define CONFIG_INITRD_TAG
|
||
|
|
||
|
#define CONFIG_ZERO_BOOTDELAY_CHECK
|
||
|
#define CONFIG_BOOTDELAY 3
|
||
|
|
||
|
#define CONFIG_BOOTFILE "uImage"
|
||
|
#define CONFIG_BOOTARGS "console=ttyS2,115200n8"
|
||
|
#define CONFIG_LOADADDR 0x80008000
|
||
|
|
||
|
/*
|
||
|
* SPL
|
||
|
*/
|
||
|
|
||
|
/* SPL will be executed at offset 0 */
|
||
|
#define CONFIG_SPL_TEXT_BASE 0x00000000
|
||
|
/* SPL will use SRAM as stack */
|
||
|
#define CONFIG_SPL_STACK 0x0000FFF8
|
||
|
#define CONFIG_SPL_BOARD_INIT
|
||
|
/* Use the framework and generic lib */
|
||
|
#define CONFIG_SPL_FRAMEWORK
|
||
|
#define CONFIG_SPL_LIBGENERIC_SUPPORT
|
||
|
#define CONFIG_SPL_LIBCOMMON_SUPPORT
|
||
|
/* SPL will use serial */
|
||
|
#define CONFIG_SPL_SERIAL_SUPPORT
|
||
|
/* SPL will load U-Boot from NAND offset 0x40000 */
|
||
|
#define CONFIG_SPL_NAND_SUPPORT
|
||
|
#define CONFIG_SPL_NAND_DRIVERS
|
||
|
#define CONFIG_SPL_NAND_BASE
|
||
|
#define CONFIG_SPL_NAND_BOOT
|
||
|
#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x00040000
|
||
|
#define CONFIG_SPL_PAD_TO 0x20000
|
||
|
/* U-Boot will be 0x40000 bytes, loaded and run at CONFIG_SYS_TEXT_BASE */
|
||
|
#define CONFIG_SYS_MONITOR_LEN 0x40000 /* actually, MAX size */
|
||
|
#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
|
||
|
#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
|
||
|
|
||
|
/*
|
||
|
* Include SoC specific configuration
|
||
|
*/
|
||
|
#include <asm/arch/config.h>
|
||
|
|
||
|
#endif /* __CONFIG_WORK_92105_H__*/
|