2014-07-30 14:08:14 +09:00
|
|
|
CONFIG_PPC=y
|
2018-02-04 02:10:38 +09:00
|
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
2019-01-21 17:17:53 +09:00
|
|
|
CONFIG_SYS_CLK_FREQ=66000000
|
2014-07-30 14:08:14 +09:00
|
|
|
CONFIG_MPC83xx=y
|
2019-01-21 17:17:56 +09:00
|
|
|
CONFIG_HIGH_BATS=y
|
2014-07-30 14:08:14 +09:00
|
|
|
CONFIG_TARGET_MPC837XEMDS=y
|
2019-01-21 17:17:54 +09:00
|
|
|
CONFIG_DDR_MC_CLOCK_MODE_1_1=y
|
|
|
|
CONFIG_SYSTEM_PLL_FACTOR_6_1=y
|
|
|
|
CONFIG_CORE_PLL_RATIO_15_1=y
|
|
|
|
CONFIG_PCI_HOST_MODE_ENABLE=y
|
|
|
|
CONFIG_PCI_INT_ARBITER1_ENABLE=y
|
|
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
|
|
CONFIG_TSEC1_MODE_RGMII=y
|
|
|
|
CONFIG_TSEC2_MODE_RGMII=y
|
|
|
|
CONFIG_LDP_PIN_MUX_STATE_0=y
|
2019-01-21 17:17:57 +09:00
|
|
|
CONFIG_BAT0=y
|
|
|
|
CONFIG_BAT0_NAME="SDRAM_LOWER"
|
|
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT1=y
|
|
|
|
CONFIG_BAT1_NAME="SDRAM_UPPER"
|
|
|
|
CONFIG_BAT1_BASE=0x10000000
|
|
|
|
CONFIG_BAT1_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
|
|
CONFIG_BAT1_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT1_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT2=y
|
|
|
|
CONFIG_BAT2_NAME="IMMR"
|
|
|
|
CONFIG_BAT2_BASE=0xE0000000
|
|
|
|
CONFIG_BAT2_LENGTH_8_MBYTES=y
|
|
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
|
|
CONFIG_BAT2_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT2_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT3=y
|
|
|
|
CONFIG_BAT3_NAME="BCSR"
|
|
|
|
CONFIG_BAT3_BASE=0xF8000000
|
|
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
|
|
CONFIG_BAT3_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT3_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT3_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT3_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT4=y
|
|
|
|
CONFIG_BAT4_NAME="FLASH"
|
|
|
|
CONFIG_BAT4_BASE=0xFE000000
|
|
|
|
CONFIG_BAT4_LENGTH_32_MBYTES=y
|
|
|
|
CONFIG_BAT4_ACCESS_RW=y
|
|
|
|
CONFIG_BAT4_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT4_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT4_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT4_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT5=y
|
|
|
|
CONFIG_BAT5_NAME="STACK_IN_DCACHE"
|
|
|
|
CONFIG_BAT5_BASE=0xE6000000
|
|
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
2019-01-21 17:17:58 +09:00
|
|
|
CONFIG_LBLAW0=y
|
|
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
|
|
CONFIG_LBLAW0_LENGTH_32_MBYTES=y
|
|
|
|
CONFIG_LBLAW1=y
|
|
|
|
CONFIG_LBLAW1_BASE=0xF8000000
|
|
|
|
CONFIG_LBLAW1_NAME="BCSR"
|
|
|
|
CONFIG_LBLAW1_LENGTH_32_KBYTES=y
|
|
|
|
CONFIG_LBLAW3=y
|
|
|
|
CONFIG_LBLAW3_BASE=0xE0600000
|
|
|
|
CONFIG_LBLAW3_NAME="NAND"
|
|
|
|
CONFIG_LBLAW3_LENGTH_32_KBYTES=y
|
2019-01-21 17:18:09 +09:00
|
|
|
CONFIG_HID0_FINAL_EMCP=y
|
|
|
|
CONFIG_HID0_FINAL_ICE=y
|
|
|
|
CONFIG_HID2_HBE=y
|
2019-01-21 17:18:12 +09:00
|
|
|
CONFIG_ACR_PIPE_DEP_4=y
|
|
|
|
CONFIG_ACR_RPTCNT_4=y
|
2019-01-21 17:18:13 +09:00
|
|
|
CONFIG_SPCR_TSECEP_3=y
|
2016-02-23 14:55:43 +09:00
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
2016-06-07 15:31:14 +09:00
|
|
|
CONFIG_BOOTDELAY=6
|
2018-03-28 21:38:15 +09:00
|
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
2016-04-22 10:37:19 +09:00
|
|
|
CONFIG_HUSH_PARSER=y
|
2017-10-09 03:48:01 +09:00
|
|
|
CONFIG_CMD_IMLS=y
|
2017-08-15 08:58:53 +09:00
|
|
|
CONFIG_CMD_I2C=y
|
2016-04-25 06:29:26 +09:00
|
|
|
CONFIG_CMD_MMC=y
|
2017-07-29 10:31:42 +09:00
|
|
|
CONFIG_CMD_NAND=y
|
2015-06-23 06:15:30 +09:00
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
2016-04-25 06:29:26 +09:00
|
|
|
CONFIG_CMD_MII=y
|
2016-04-23 05:41:25 +09:00
|
|
|
CONFIG_CMD_PING=y
|
2017-04-29 12:20:28 +09:00
|
|
|
CONFIG_CMD_DATE=y
|
2016-04-25 06:29:26 +09:00
|
|
|
CONFIG_CMD_EXT2=y
|
|
|
|
CONFIG_CMD_FAT=y
|
2018-03-28 21:38:19 +09:00
|
|
|
CONFIG_FSL_ESDHC=y
|
2017-02-11 22:43:54 +09:00
|
|
|
CONFIG_MTD_NOR_FLASH=y
|
2018-10-15 05:10:50 +09:00
|
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
|
|
CONFIG_SYS_FLASH_CFI=y
|
2018-04-27 21:52:21 +09:00
|
|
|
CONFIG_PHY_MARVELL=y
|
2018-07-21 13:03:57 +09:00
|
|
|
CONFIG_MII=y
|
2018-03-28 21:38:18 +09:00
|
|
|
CONFIG_TSEC_ENET=y
|
2016-10-27 06:15:37 +09:00
|
|
|
# CONFIG_PCI is not set
|
2015-11-19 22:48:14 +09:00
|
|
|
CONFIG_SYS_NS16550=y
|
2016-02-23 14:55:42 +09:00
|
|
|
CONFIG_OF_LIBFDT=y
|
2019-01-21 17:18:03 +09:00
|
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
|
|
CONFIG_BR0_MACHINE_GPCM=y
|
|
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
|
|
CONFIG_OR0_AM_32_MBYTES=y
|
|
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR0_EAD_EXTRA=y
|
|
|
|
CONFIG_OR0_SCY_15=y
|
|
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR0_XAM_SET=y
|
|
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR0_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
|
|
CONFIG_BR1_OR1_NAME="BCSR"
|
|
|
|
CONFIG_BR1_OR1_BASE=0xF8000000
|
|
|
|
CONFIG_BR1_MACHINE_GPCM=y
|
|
|
|
CONFIG_BR1_PORTSIZE_8BIT=y
|
|
|
|
CONFIG_OR1_AM_32_KBYTES=y
|
|
|
|
CONFIG_OR1_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR1_EAD_EXTRA=y
|
|
|
|
CONFIG_OR1_SCY_15=y
|
|
|
|
CONFIG_OR1_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR1_XAM_SET=y
|
|
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR1_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_ELBC_BR3_OR3=y
|
|
|
|
CONFIG_BR3_OR3_NAME="NAND"
|
|
|
|
CONFIG_BR3_OR3_BASE=0xE0600000
|
|
|
|
CONFIG_BR3_ERRORCHECKING_BOTH=y
|
|
|
|
CONFIG_BR3_MACHINE_FCM=y
|
|
|
|
CONFIG_BR3_PORTSIZE_8BIT=y
|
|
|
|
CONFIG_OR3_AM_32_KBYTES=y
|
|
|
|
CONFIG_OR3_BCTLD_NOT_ASSERTED=y
|
|
|
|
CONFIG_OR3_RST_ONE_CLOCK=y
|
|
|
|
CONFIG_OR3_SCY_1=y
|
|
|
|
CONFIG_OR3_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR3_CHT_TWO_CLOCK=y
|
|
|
|
CONFIG_OR3_CST_ONE_CLOCK=y
|
|
|
|
CONFIG_OR3_EHTR_8_CYCLE=y
|
2019-01-21 17:18:14 +09:00
|
|
|
CONFIG_LCRR_DBYP_PLL_BYPASSED=y
|
|
|
|
CONFIG_LCRR_CLKDIV_8=y
|