2002-11-03 09:38:21 +09:00
|
|
|
/*
|
2011-11-05 00:55:07 +09:00
|
|
|
* (C) Copyright 2000-2011
|
2002-11-03 09:38:21 +09:00
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
*
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
* project.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <watchdog.h>
|
|
|
|
#include <command.h>
|
|
|
|
#include <malloc.h>
|
2009-05-16 19:14:54 +09:00
|
|
|
#include <stdio_dev.h>
|
2002-11-03 09:38:21 +09:00
|
|
|
#ifdef CONFIG_8xx
|
|
|
|
#include <mpc8xx.h>
|
|
|
|
#endif
|
2003-04-01 02:27:09 +09:00
|
|
|
#ifdef CONFIG_5xx
|
|
|
|
#include <mpc5xx.h>
|
|
|
|
#endif
|
2004-02-24 11:00:03 +09:00
|
|
|
#ifdef CONFIG_MPC5xxx
|
2003-07-17 06:53:01 +09:00
|
|
|
#include <mpc5xxx.h>
|
|
|
|
#endif
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_IDE)
|
2002-11-03 09:38:21 +09:00
|
|
|
#include <ide.h>
|
|
|
|
#endif
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_SCSI)
|
2002-11-03 09:38:21 +09:00
|
|
|
#include <scsi.h>
|
|
|
|
#endif
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2002-11-03 09:38:21 +09:00
|
|
|
#include <kgdb.h>
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_STATUS_LED
|
|
|
|
#include <status_led.h>
|
|
|
|
#endif
|
|
|
|
#include <net.h>
|
2008-10-31 06:41:01 +09:00
|
|
|
#ifdef CONFIG_GENERIC_MMC
|
|
|
|
#include <mmc.h>
|
|
|
|
#endif
|
2004-08-02 07:48:16 +09:00
|
|
|
#include <serial.h>
|
2008-10-16 22:01:15 +09:00
|
|
|
#ifdef CONFIG_SYS_ALLOC_DPRAM
|
2005-07-24 00:37:35 +09:00
|
|
|
#if !defined(CONFIG_CPM2)
|
2002-11-03 09:38:21 +09:00
|
|
|
#include <commproc.h>
|
|
|
|
#endif
|
2003-05-04 00:50:43 +09:00
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
#include <version.h>
|
|
|
|
#if defined(CONFIG_BAB7xx)
|
|
|
|
#include <w83c553f.h>
|
|
|
|
#endif
|
|
|
|
#include <dtt.h>
|
|
|
|
#if defined(CONFIG_POST)
|
|
|
|
#include <post.h>
|
|
|
|
#endif
|
2002-11-06 01:35:14 +09:00
|
|
|
#if defined(CONFIG_LOGBUFFER)
|
|
|
|
#include <logbuff.h>
|
|
|
|
#endif
|
2009-07-27 06:28:02 +09:00
|
|
|
#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
|
2003-10-16 08:53:47 +09:00
|
|
|
#include <asm/cache.h>
|
|
|
|
#endif
|
2004-01-16 09:30:56 +09:00
|
|
|
#ifdef CONFIG_PS2KBD
|
|
|
|
#include <keyboard.h>
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2008-12-17 05:59:20 +09:00
|
|
|
#ifdef CONFIG_ADDR_MAP
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
#endif
|
|
|
|
|
2009-04-01 07:58:13 +09:00
|
|
|
#ifdef CONFIG_MP
|
|
|
|
#include <asm/mp.h>
|
|
|
|
#endif
|
|
|
|
|
2009-10-10 19:42:21 +09:00
|
|
|
#ifdef CONFIG_BITBANGMII
|
|
|
|
#include <miiphy.h>
|
|
|
|
#endif
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#ifdef CONFIG_SYS_UPDATE_FLASH_SIZE
|
2011-11-05 00:55:07 +09:00
|
|
|
extern int update_flash_size(int flash_size);
|
2006-12-22 01:17:02 +09:00
|
|
|
#endif
|
|
|
|
|
2007-06-08 17:24:58 +09:00
|
|
|
#if defined(CONFIG_SC3)
|
2007-01-11 23:44:44 +09:00
|
|
|
extern void sc3_read_eeprom(void);
|
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_DOC)
|
2011-11-05 00:55:07 +09:00
|
|
|
void doc_init(void);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
#if defined(CONFIG_HARD_I2C) || \
|
|
|
|
defined(CONFIG_SOFT_I2C)
|
|
|
|
#include <i2c.h>
|
|
|
|
#endif
|
2008-01-17 12:37:35 +09:00
|
|
|
#include <spi.h>
|
2008-05-23 00:49:46 +09:00
|
|
|
#include <nand.h>
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
static char *failed = "*** failed ***\n";
|
|
|
|
|
2010-10-06 05:54:53 +09:00
|
|
|
#if defined(CONFIG_OXC) || defined(CONFIG_RMU)
|
2002-11-03 09:38:21 +09:00
|
|
|
extern flash_info_t flash_info[];
|
2004-04-11 05:43:50 +09:00
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2007-01-11 23:44:44 +09:00
|
|
|
#if defined(CONFIG_START_IDE)
|
|
|
|
extern int board_start_ide(void);
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
#include <environment.h>
|
2006-04-01 01:32:53 +09:00
|
|
|
|
2005-08-30 21:13:23 +09:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#if !defined(CONFIG_SYS_MEM_TOP_HIDE)
|
|
|
|
#define CONFIG_SYS_MEM_TOP_HIDE 0
|
2008-03-27 18:24:03 +09:00
|
|
|
#endif
|
|
|
|
|
2003-05-30 21:48:29 +09:00
|
|
|
extern ulong __init_end;
|
2011-03-02 07:59:59 +09:00
|
|
|
extern ulong __bss_end__;
|
2003-05-30 21:48:29 +09:00
|
|
|
ulong monitor_flash_len;
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_BEDBUG)
|
2003-06-28 06:31:46 +09:00
|
|
|
#include <bedbug/type.h>
|
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
/*
|
|
|
|
* Utilities
|
2002-11-03 09:38:21 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* All attempts to come up with a "common" initialization sequence
|
|
|
|
* that works for all boards and architectures failed: some of the
|
|
|
|
* requirements are just _too_ different. To get rid of the resulting
|
|
|
|
* mess of board dependend #ifdef'ed code we now make the whole
|
|
|
|
* initialization sequence configurable to the user.
|
|
|
|
*
|
|
|
|
* The requirements for any new initalization function is simple: it
|
|
|
|
* receives a pointer to the "global data" structure as it's only
|
|
|
|
* argument, and returns an integer return code, where 0 means
|
|
|
|
* "continue" and != 0 means "fatal error, hang the system".
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
typedef int (init_fnc_t)(void);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
/*
|
|
|
|
* Init Utilities
|
|
|
|
*
|
2002-11-03 09:38:21 +09:00
|
|
|
* Some of this code should be moved into the core functions,
|
|
|
|
* but let's get it working (again) first...
|
|
|
|
*/
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
static int init_baudrate(void)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
2011-10-13 23:43:12 +09:00
|
|
|
gd->baudrate = getenv_ulong("baudrate", 10, CONFIG_BAUDRATE);
|
|
|
|
return 0;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
|
|
|
|
/***********************************************************************/
|
|
|
|
|
2007-08-17 12:52:39 +09:00
|
|
|
void __board_add_ram_info(int use_default)
|
|
|
|
{
|
|
|
|
/* please define platform specific board_add_ram_info() */
|
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
|
|
|
|
void board_add_ram_info(int)
|
|
|
|
__attribute__ ((weak, alias("__board_add_ram_info")));
|
2007-08-17 12:52:39 +09:00
|
|
|
|
2010-09-30 04:05:44 +09:00
|
|
|
int __board_flash_wp_on(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Most flashes can't be detected when write protection is enabled,
|
|
|
|
* so provide a way to let U-Boot gracefully ignore write protected
|
|
|
|
* devices.
|
|
|
|
*/
|
|
|
|
return 0;
|
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
|
|
|
|
int board_flash_wp_on(void)
|
|
|
|
__attribute__ ((weak, alias("__board_flash_wp_on")));
|
2005-11-30 21:06:40 +09:00
|
|
|
|
2011-02-03 02:23:50 +09:00
|
|
|
void __cpu_secondary_init_r(void)
|
|
|
|
{
|
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
|
2011-02-03 02:23:50 +09:00
|
|
|
void cpu_secondary_init_r(void)
|
2011-11-05 00:55:07 +09:00
|
|
|
__attribute__ ((weak, alias("__cpu_secondary_init_r")));
|
2011-02-03 02:23:50 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
static int init_func_ram(void)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
|
|
|
#ifdef CONFIG_BOARD_TYPES
|
|
|
|
int board_type = gd->board_type;
|
|
|
|
#else
|
|
|
|
int board_type = 0; /* use dummy arg */
|
|
|
|
#endif
|
2011-11-05 00:55:07 +09:00
|
|
|
puts("DRAM: ");
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
gd->ram_size = initdram(board_type);
|
|
|
|
|
|
|
|
if (gd->ram_size > 0) {
|
|
|
|
print_size(gd->ram_size, "");
|
2005-11-30 21:06:40 +09:00
|
|
|
board_add_ram_info(0);
|
|
|
|
putc('\n');
|
2011-11-05 00:55:07 +09:00
|
|
|
return 0;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
puts(failed);
|
|
|
|
return 1;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
|
|
|
|
/***********************************************************************/
|
|
|
|
|
|
|
|
#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
|
2011-11-05 00:55:07 +09:00
|
|
|
static int init_func_i2c(void)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
puts("I2C: ");
|
|
|
|
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
|
|
|
|
puts("ready\n");
|
|
|
|
return 0;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2008-01-17 12:37:35 +09:00
|
|
|
#if defined(CONFIG_HARD_SPI)
|
2011-11-05 00:55:07 +09:00
|
|
|
static int init_func_spi(void)
|
2008-01-17 12:37:35 +09:00
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
puts("SPI: ");
|
|
|
|
spi_init();
|
|
|
|
puts("ready\n");
|
|
|
|
return 0;
|
2008-01-17 12:37:35 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
/***********************************************************************/
|
|
|
|
|
|
|
|
#if defined(CONFIG_WATCHDOG)
|
2011-11-05 00:55:07 +09:00
|
|
|
static int init_func_watchdog_init(void)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
puts(" Watchdog enabled\n");
|
|
|
|
WATCHDOG_RESET();
|
|
|
|
return 0;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
#define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
|
|
|
|
|
|
|
|
static int init_func_watchdog_reset(void)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
return 0;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
|
|
|
|
#define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
|
2002-11-03 09:38:21 +09:00
|
|
|
#else
|
2011-11-05 00:55:07 +09:00
|
|
|
#define INIT_FUNC_WATCHDOG_INIT /* undef */
|
|
|
|
#define INIT_FUNC_WATCHDOG_RESET /* undef */
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif /* CONFIG_WATCHDOG */
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
/*
|
|
|
|
* Initialization sequence
|
2002-11-03 09:38:21 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
init_fnc_t *init_sequence[] = {
|
2009-07-31 15:38:14 +09:00
|
|
|
#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
|
|
|
|
probecpu,
|
|
|
|
#endif
|
2009-10-13 04:55:39 +09:00
|
|
|
#if defined(CONFIG_BOARD_EARLY_INIT_F)
|
|
|
|
board_early_init_f,
|
|
|
|
#endif
|
2004-09-29 02:59:53 +09:00
|
|
|
#if !defined(CONFIG_8xx_CPUCLK_DEFAULT)
|
2002-11-03 09:38:21 +09:00
|
|
|
get_clocks, /* get CPU and bus clocks (etc.) */
|
2006-07-12 22:26:01 +09:00
|
|
|
#if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M) \
|
|
|
|
&& !defined(CONFIG_TQM885D)
|
2004-04-25 08:23:30 +09:00
|
|
|
adjust_sdram_tbs_8xx,
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
init_timebase,
|
2004-01-25 05:25:54 +09:00
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#ifdef CONFIG_SYS_ALLOC_DPRAM
|
2005-07-24 00:37:35 +09:00
|
|
|
#if !defined(CONFIG_CPM2)
|
2002-11-03 09:38:21 +09:00
|
|
|
dpram_init,
|
|
|
|
#endif
|
2003-05-04 00:50:43 +09:00
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
#if defined(CONFIG_BOARD_POSTCLK_INIT)
|
|
|
|
board_postclk_init,
|
|
|
|
#endif
|
|
|
|
env_init,
|
2004-09-29 02:59:53 +09:00
|
|
|
#if defined(CONFIG_8xx_CPUCLK_DEFAULT)
|
2011-11-05 00:55:07 +09:00
|
|
|
/* get CPU and bus clocks according to the environment variable */
|
|
|
|
get_clocks_866,
|
|
|
|
/* adjust sdram refresh rate according to the new clock */
|
|
|
|
sdram_adjust_866,
|
2004-01-25 05:25:54 +09:00
|
|
|
init_timebase,
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
init_baudrate,
|
|
|
|
serial_init,
|
|
|
|
console_init_f,
|
|
|
|
display_options,
|
|
|
|
#if defined(CONFIG_8260)
|
|
|
|
prt_8260_rsr,
|
|
|
|
prt_8260_clks,
|
|
|
|
#endif /* CONFIG_8260 */
|
2009-05-23 07:23:24 +09:00
|
|
|
#if defined(CONFIG_MPC83xx)
|
mpc83xx: Add support for the display of reset status
83xx processor family has many reset sources, such as
power on reset, software hard reset, software soft reset,
JTAG, bus monitor, software watchdog, check stop reset,
external hard reset, external software reset.
sometimes, to figure out the fault of system, we need to
know the cause of reset early before the prompt of
u-boot present.
Signed-off-by: Dave Liu <daveliu@freescale.com>
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2007-06-25 11:41:56 +09:00
|
|
|
prt_83xx_rsr,
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
checkcpu,
|
2004-02-24 11:00:03 +09:00
|
|
|
#if defined(CONFIG_MPC5xxx)
|
2003-07-17 06:53:01 +09:00
|
|
|
prt_mpc5xxx_clks,
|
2004-02-24 11:00:03 +09:00
|
|
|
#endif /* CONFIG_MPC5xxx */
|
2004-10-28 09:09:35 +09:00
|
|
|
#if defined(CONFIG_MPC8220)
|
|
|
|
prt_mpc8220_clks,
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
checkboard,
|
|
|
|
INIT_FUNC_WATCHDOG_INIT
|
2004-01-21 08:12:12 +09:00
|
|
|
#if defined(CONFIG_MISC_INIT_F)
|
2002-11-03 09:38:21 +09:00
|
|
|
misc_init_f,
|
|
|
|
#endif
|
|
|
|
INIT_FUNC_WATCHDOG_RESET
|
|
|
|
#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
|
|
|
|
init_func_i2c,
|
|
|
|
#endif
|
2008-01-17 12:37:35 +09:00
|
|
|
#if defined(CONFIG_HARD_SPI)
|
|
|
|
init_func_spi,
|
|
|
|
#endif
|
2003-04-28 07:52:51 +09:00
|
|
|
#ifdef CONFIG_POST
|
|
|
|
post_init_f,
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
2011-11-05 00:55:07 +09:00
|
|
|
INIT_FUNC_WATCHDOG_RESET init_func_ram,
|
2008-10-16 22:01:15 +09:00
|
|
|
#if defined(CONFIG_SYS_DRAM_TEST)
|
2002-11-03 09:38:21 +09:00
|
|
|
testdram,
|
2008-10-16 22:01:15 +09:00
|
|
|
#endif /* CONFIG_SYS_DRAM_TEST */
|
2002-11-03 09:38:21 +09:00
|
|
|
INIT_FUNC_WATCHDOG_RESET
|
2011-11-05 00:55:07 +09:00
|
|
|
NULL, /* Terminate this list */
|
2002-11-03 09:38:21 +09:00
|
|
|
};
|
|
|
|
|
2008-02-18 23:09:37 +09:00
|
|
|
ulong get_effective_memsize(void)
|
|
|
|
{
|
|
|
|
#ifndef CONFIG_VERY_BIG_RAM
|
|
|
|
return gd->ram_size;
|
|
|
|
#else
|
|
|
|
/* limit stack to what we can reasonable map */
|
|
|
|
return ((gd->ram_size > CONFIG_MAX_MEM_MAPPED) ?
|
2011-11-05 00:55:07 +09:00
|
|
|
CONFIG_MAX_MEM_MAPPED : gd->ram_size);
|
2008-02-18 23:09:37 +09:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2012-08-17 17:20:22 +09:00
|
|
|
int __fixup_cpu(void)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int fixup_cpu(void) __attribute__((weak, alias("__fixup_cpu")));
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
/*
|
2002-11-03 09:38:21 +09:00
|
|
|
* This is the first part of the initialization sequence that is
|
|
|
|
* implemented in C, but still running from ROM.
|
|
|
|
*
|
|
|
|
* The main purpose is to provide a (serial) console interface as
|
|
|
|
* soon as possible (so we can see any error messages), and to
|
|
|
|
* initialize the RAM so that we can relocate the monitor code to
|
|
|
|
* RAM.
|
|
|
|
*
|
|
|
|
* Be aware of the restrictions: global data is read-only, BSS is not
|
|
|
|
* initialized, and stack space is limited to a few kB.
|
|
|
|
*/
|
|
|
|
|
2008-05-13 22:53:29 +09:00
|
|
|
#ifdef CONFIG_LOGBUFFER
|
|
|
|
unsigned long logbuffer_base(void)
|
|
|
|
{
|
2008-10-16 22:01:15 +09:00
|
|
|
return CONFIG_SYS_SDRAM_BASE + get_effective_memsize() - LOGBUFF_LEN;
|
2008-05-13 22:53:29 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
void board_init_f(ulong bootflag)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
|
|
|
bd_t *bd;
|
|
|
|
ulong len, addr, addr_sp;
|
2005-08-26 08:36:03 +09:00
|
|
|
ulong *s;
|
2002-11-03 09:38:21 +09:00
|
|
|
gd_t *id;
|
|
|
|
init_fnc_t **init_fnc_ptr;
|
2011-11-05 00:55:07 +09:00
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
#ifdef CONFIG_PRAM
|
|
|
|
ulong reg;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Pointer is writable since we allocated a register for it */
|
2008-10-16 22:01:15 +09:00
|
|
|
gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
|
2004-07-02 05:28:03 +09:00
|
|
|
/* compiler optimization barrier needed for GCC >= 3.4 */
|
2011-11-05 00:55:07 +09:00
|
|
|
__asm__ __volatile__("":::"memory");
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2010-01-22 22:47:59 +09:00
|
|
|
#if !defined(CONFIG_CPM2) && !defined(CONFIG_MPC512X) && \
|
|
|
|
!defined(CONFIG_MPC83xx) && !defined(CONFIG_MPC85xx) && \
|
|
|
|
!defined(CONFIG_MPC86xx)
|
2002-11-03 09:38:21 +09:00
|
|
|
/* Clear initial global data */
|
2011-11-05 00:55:07 +09:00
|
|
|
memset((void *) gd, 0, sizeof(gd_t));
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr)
|
|
|
|
if ((*init_fnc_ptr) () != 0)
|
|
|
|
hang();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-10-16 09:07:08 +09:00
|
|
|
#ifdef CONFIG_POST
|
|
|
|
post_bootmode_init();
|
|
|
|
post_run(NULL, POST_ROM | post_bootmode_get(0));
|
|
|
|
#endif
|
|
|
|
|
|
|
|
WATCHDOG_RESET();
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Now that we have DRAM mapped and working, we can
|
|
|
|
* relocate the code and continue running from DRAM.
|
|
|
|
*
|
|
|
|
* Reserve memory at end of RAM for (top down in that order):
|
ppc: Add CFG_MEM_TOP_HIDE option to hide memory area that doesn't get "touched"
If CFG_MEM_TOP_HIDE is defined in the board config header, this specified
memory area will get subtracted from the top (end) of ram and won't get
"touched" at all by U-Boot. By fixing up gd->ram_size the Linux kernel
should gets passed the now "corrected" memory size and won't touch it
either. This should work for arch/ppc and arch/powerpc. Only Linux board
ports in arch/powerpc with bootwrapper support, which recalculate the
memory size from the SDRAM controller setup, will have to get fixed
in Linux additionally.
This patch enables this config option on some PPC440EPx boards as a workaround
for the CHIP 11 errata. Here the description from the AMCC documentation:
CHIP_11: End of memory range area restricted access.
Category: 3
Overview:
The 440EPx DDR controller does not acknowledge any
transaction which is determined to be crossing over the
end-of-memory-range boundary, even if the starting address is
within valid memory space. Any such transaction from any PLB4
master will result in a PLB time-out on PLB4 bus.
Impact:
In case of such misaligned bursts, PLB4 masters will not
retrieve any data at all, just the available data up to the
end of memory, especially the 440 CPU. For example, if a CPU
instruction required an operand located in memory within the
last 7 words of memory, the DCU master would burst read 8
words to update the data cache and cross over the
end-of-memory-range boundary. Such a DCU read would not be
answered by the DDR controller, resulting in a PLB4 time-out
and ultimately in a Machine Check interrupt. The data would
be inaccessible to the CPU.
Workaround:
Forbid any application to access the last 256 bytes of DDR
memory. For example, make your operating system believe that
the last 256 bytes of DDR memory are absent. AMCC has a patch
that does this, available for Linux.
This patch sets CFG_MEM_TOP_HIDE for the following 440EPx boards:
lwmon5, korat, sequoia
The other remaining 440EPx board were intentionally not included
since it is not clear to me, if they use the end of ram for some
other purpose. This is unclear, since these boards have CONFIG_PRAM
defined and even comments like this:
PMC440.h:
/* esd expects pram at end of physical memory.
* So no logbuffer at the moment.
*/
It is strongly recommended to not use the last 256 bytes on those
boards too. Patches from the board maintainers are welcome.
Signed-off-by: Stefan Roese <sr@denx.de>
2008-03-26 18:14:11 +09:00
|
|
|
* - area that won't get touched by U-Boot and Linux (optional)
|
2003-06-28 06:31:46 +09:00
|
|
|
* - kernel log buffer
|
2002-11-03 09:38:21 +09:00
|
|
|
* - protected RAM
|
|
|
|
* - LCD framebuffer
|
|
|
|
* - monitor code
|
|
|
|
* - board info struct
|
|
|
|
*/
|
2011-03-02 07:59:59 +09:00
|
|
|
len = (ulong)&__bss_end__ - CONFIG_SYS_MONITOR_BASE;
|
2002-11-03 09:38:21 +09:00
|
|
|
|
ppc: Add CFG_MEM_TOP_HIDE option to hide memory area that doesn't get "touched"
If CFG_MEM_TOP_HIDE is defined in the board config header, this specified
memory area will get subtracted from the top (end) of ram and won't get
"touched" at all by U-Boot. By fixing up gd->ram_size the Linux kernel
should gets passed the now "corrected" memory size and won't touch it
either. This should work for arch/ppc and arch/powerpc. Only Linux board
ports in arch/powerpc with bootwrapper support, which recalculate the
memory size from the SDRAM controller setup, will have to get fixed
in Linux additionally.
This patch enables this config option on some PPC440EPx boards as a workaround
for the CHIP 11 errata. Here the description from the AMCC documentation:
CHIP_11: End of memory range area restricted access.
Category: 3
Overview:
The 440EPx DDR controller does not acknowledge any
transaction which is determined to be crossing over the
end-of-memory-range boundary, even if the starting address is
within valid memory space. Any such transaction from any PLB4
master will result in a PLB time-out on PLB4 bus.
Impact:
In case of such misaligned bursts, PLB4 masters will not
retrieve any data at all, just the available data up to the
end of memory, especially the 440 CPU. For example, if a CPU
instruction required an operand located in memory within the
last 7 words of memory, the DCU master would burst read 8
words to update the data cache and cross over the
end-of-memory-range boundary. Such a DCU read would not be
answered by the DDR controller, resulting in a PLB4 time-out
and ultimately in a Machine Check interrupt. The data would
be inaccessible to the CPU.
Workaround:
Forbid any application to access the last 256 bytes of DDR
memory. For example, make your operating system believe that
the last 256 bytes of DDR memory are absent. AMCC has a patch
that does this, available for Linux.
This patch sets CFG_MEM_TOP_HIDE for the following 440EPx boards:
lwmon5, korat, sequoia
The other remaining 440EPx board were intentionally not included
since it is not clear to me, if they use the end of ram for some
other purpose. This is unclear, since these boards have CONFIG_PRAM
defined and even comments like this:
PMC440.h:
/* esd expects pram at end of physical memory.
* So no logbuffer at the moment.
*/
It is strongly recommended to not use the last 256 bytes on those
boards too. Patches from the board maintainers are welcome.
Signed-off-by: Stefan Roese <sr@denx.de>
2008-03-26 18:14:11 +09:00
|
|
|
/*
|
|
|
|
* Subtract specified amount of memory to hide so that it won't
|
|
|
|
* get "touched" at all by U-Boot. By fixing up gd->ram_size
|
|
|
|
* the Linux kernel should now get passed the now "corrected"
|
|
|
|
* memory size and won't touch it either. This should work
|
|
|
|
* for arch/ppc and arch/powerpc. Only Linux board ports in
|
|
|
|
* arch/powerpc with bootwrapper support, that recalculate the
|
|
|
|
* memory size from the SDRAM controller setup will have to
|
|
|
|
* get fixed.
|
|
|
|
*/
|
2008-10-16 22:01:15 +09:00
|
|
|
gd->ram_size -= CONFIG_SYS_MEM_TOP_HIDE;
|
ppc: Add CFG_MEM_TOP_HIDE option to hide memory area that doesn't get "touched"
If CFG_MEM_TOP_HIDE is defined in the board config header, this specified
memory area will get subtracted from the top (end) of ram and won't get
"touched" at all by U-Boot. By fixing up gd->ram_size the Linux kernel
should gets passed the now "corrected" memory size and won't touch it
either. This should work for arch/ppc and arch/powerpc. Only Linux board
ports in arch/powerpc with bootwrapper support, which recalculate the
memory size from the SDRAM controller setup, will have to get fixed
in Linux additionally.
This patch enables this config option on some PPC440EPx boards as a workaround
for the CHIP 11 errata. Here the description from the AMCC documentation:
CHIP_11: End of memory range area restricted access.
Category: 3
Overview:
The 440EPx DDR controller does not acknowledge any
transaction which is determined to be crossing over the
end-of-memory-range boundary, even if the starting address is
within valid memory space. Any such transaction from any PLB4
master will result in a PLB time-out on PLB4 bus.
Impact:
In case of such misaligned bursts, PLB4 masters will not
retrieve any data at all, just the available data up to the
end of memory, especially the 440 CPU. For example, if a CPU
instruction required an operand located in memory within the
last 7 words of memory, the DCU master would burst read 8
words to update the data cache and cross over the
end-of-memory-range boundary. Such a DCU read would not be
answered by the DDR controller, resulting in a PLB4 time-out
and ultimately in a Machine Check interrupt. The data would
be inaccessible to the CPU.
Workaround:
Forbid any application to access the last 256 bytes of DDR
memory. For example, make your operating system believe that
the last 256 bytes of DDR memory are absent. AMCC has a patch
that does this, available for Linux.
This patch sets CFG_MEM_TOP_HIDE for the following 440EPx boards:
lwmon5, korat, sequoia
The other remaining 440EPx board were intentionally not included
since it is not clear to me, if they use the end of ram for some
other purpose. This is unclear, since these boards have CONFIG_PRAM
defined and even comments like this:
PMC440.h:
/* esd expects pram at end of physical memory.
* So no logbuffer at the moment.
*/
It is strongly recommended to not use the last 256 bytes on those
boards too. Patches from the board maintainers are welcome.
Signed-off-by: Stefan Roese <sr@denx.de>
2008-03-26 18:14:11 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
addr = CONFIG_SYS_SDRAM_BASE + get_effective_memsize();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2009-04-01 07:58:13 +09:00
|
|
|
#if defined(CONFIG_MP) && (defined(CONFIG_MPC86xx) || defined(CONFIG_E500))
|
|
|
|
/*
|
|
|
|
* We need to make sure the location we intend to put secondary core
|
|
|
|
* boot code is reserved and not used by any part of u-boot
|
2009-04-05 07:27:57 +09:00
|
|
|
*/
|
2009-04-01 07:58:13 +09:00
|
|
|
if (addr > determine_mp_bootpg()) {
|
|
|
|
addr = determine_mp_bootpg();
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Reserving MP boot page to %08lx\n", addr);
|
2009-04-01 07:58:13 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2002-12-08 18:53:23 +09:00
|
|
|
#ifdef CONFIG_LOGBUFFER
|
2008-02-07 02:48:36 +09:00
|
|
|
#ifndef CONFIG_ALT_LB_ADDR
|
2002-12-08 18:53:23 +09:00
|
|
|
/* reserve kernel log buffer */
|
|
|
|
addr -= (LOGBUFF_RESERVE);
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN,
|
|
|
|
addr);
|
2002-12-08 18:53:23 +09:00
|
|
|
#endif
|
2008-02-07 02:48:36 +09:00
|
|
|
#endif
|
2002-12-08 18:53:23 +09:00
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
#ifdef CONFIG_PRAM
|
|
|
|
/*
|
|
|
|
* reserve protected RAM
|
|
|
|
*/
|
2011-10-13 23:43:12 +09:00
|
|
|
reg = getenv_ulong("pram", 10, CONFIG_PRAM);
|
2011-11-05 00:55:07 +09:00
|
|
|
addr -= (reg << 10); /* size is in kB */
|
2011-10-13 23:43:12 +09:00
|
|
|
debug("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif /* CONFIG_PRAM */
|
|
|
|
|
|
|
|
/* round down to next 4 kB limit */
|
|
|
|
addr &= ~(4096 - 1);
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Top of RAM usable for U-Boot at: %08lx\n", addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_LCD
|
2011-04-25 07:22:34 +09:00
|
|
|
#ifdef CONFIG_FB_ADDR
|
|
|
|
gd->fb_base = CONFIG_FB_ADDR;
|
|
|
|
#else
|
2002-11-03 09:38:21 +09:00
|
|
|
/* reserve memory for LCD display (always full pages) */
|
2011-11-05 00:55:07 +09:00
|
|
|
addr = lcd_setmem(addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
gd->fb_base = addr;
|
2011-04-25 07:22:34 +09:00
|
|
|
#endif /* CONFIG_FB_ADDR */
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif /* CONFIG_LCD */
|
|
|
|
|
|
|
|
#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
|
|
|
|
/* reserve memory for video display (always full pages) */
|
2011-11-05 00:55:07 +09:00
|
|
|
addr = video_setmem(addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
gd->fb_base = addr;
|
|
|
|
#endif /* CONFIG_VIDEO */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* reserve memory for U-Boot code, data & bss
|
2003-06-04 08:54:09 +09:00
|
|
|
* round down to next 4 kB limit
|
2002-11-03 09:38:21 +09:00
|
|
|
*/
|
|
|
|
addr -= len;
|
2003-06-04 08:54:09 +09:00
|
|
|
addr &= ~(4096 - 1);
|
2005-10-05 07:00:54 +09:00
|
|
|
#ifdef CONFIG_E500
|
|
|
|
/* round down to next 64 kB limit so that IVPR stays aligned */
|
|
|
|
addr &= ~(65536 - 1);
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* reserve memory for malloc() arena
|
|
|
|
*/
|
|
|
|
addr_sp = addr - TOTAL_MALLOC_LEN;
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Reserving %dk for malloc() at: %08lx\n",
|
|
|
|
TOTAL_MALLOC_LEN >> 10, addr_sp);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* (permanently) allocate a Board Info struct
|
|
|
|
* and a permanent copy of the "global" data
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
addr_sp -= sizeof(bd_t);
|
2002-11-03 09:38:21 +09:00
|
|
|
bd = (bd_t *) addr_sp;
|
2010-09-15 09:13:51 +09:00
|
|
|
memset(bd, 0, sizeof(bd_t));
|
2002-11-03 09:38:21 +09:00
|
|
|
gd->bd = bd;
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Reserving %zu Bytes for Board Info at: %08lx\n",
|
|
|
|
sizeof(bd_t), addr_sp);
|
|
|
|
addr_sp -= sizeof(gd_t);
|
2002-11-03 09:38:21 +09:00
|
|
|
id = (gd_t *) addr_sp;
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Reserving %zu Bytes for Global Data at: %08lx\n",
|
|
|
|
sizeof(gd_t), addr_sp);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Finally, we set up a new (bigger) stack.
|
|
|
|
*
|
|
|
|
* Leave some safety gap for SP, force alignment on 16 byte boundary
|
|
|
|
* Clear initial stack frame
|
|
|
|
*/
|
|
|
|
addr_sp -= 16;
|
|
|
|
addr_sp &= ~0xF;
|
2011-11-05 00:55:07 +09:00
|
|
|
s = (ulong *) addr_sp;
|
2012-07-23 19:58:03 +09:00
|
|
|
*s = 0; /* Terminate back chain */
|
|
|
|
*++s = 0; /* NULL return address */
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Stack Pointer at: %08lx\n", addr_sp);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Save local variables to board info struct
|
|
|
|
*/
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
bd->bi_memstart = CONFIG_SYS_SDRAM_BASE; /* start of memory */
|
|
|
|
bd->bi_memsize = gd->ram_size; /* size in bytes */
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2010-08-11 16:38:31 +09:00
|
|
|
#ifdef CONFIG_SYS_SRAM_BASE
|
2011-11-05 00:55:07 +09:00
|
|
|
bd->bi_sramstart = CONFIG_SYS_SRAM_BASE; /* start of SRAM */
|
|
|
|
bd->bi_sramsize = CONFIG_SYS_SRAM_SIZE; /* size of SRAM */
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2003-10-16 08:53:47 +09:00
|
|
|
#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
|
2006-04-27 07:58:56 +09:00
|
|
|
defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
|
2008-10-16 22:01:15 +09:00
|
|
|
bd->bi_immr_base = CONFIG_SYS_IMMR; /* base of IMMR register */
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
2004-02-24 11:00:03 +09:00
|
|
|
#if defined(CONFIG_MPC5xxx)
|
2008-10-16 22:01:15 +09:00
|
|
|
bd->bi_mbar_base = CONFIG_SYS_MBAR; /* base of internal registers */
|
2003-07-17 06:53:01 +09:00
|
|
|
#endif
|
2009-05-23 07:23:24 +09:00
|
|
|
#if defined(CONFIG_MPC83xx)
|
2008-10-16 22:01:15 +09:00
|
|
|
bd->bi_immrbar = CONFIG_SYS_IMMR;
|
2005-07-29 00:08:46 +09:00
|
|
|
#endif
|
2004-10-28 09:09:35 +09:00
|
|
|
#if defined(CONFIG_MPC8220)
|
2008-10-16 22:01:15 +09:00
|
|
|
bd->bi_mbar_base = CONFIG_SYS_MBAR; /* base of internal registers */
|
2011-11-05 00:55:07 +09:00
|
|
|
bd->bi_inpfreq = gd->inp_clk;
|
|
|
|
bd->bi_pcifreq = gd->pci_clk;
|
|
|
|
bd->bi_vcofreq = gd->vco_clk;
|
|
|
|
bd->bi_pevfreq = gd->pev_clk;
|
|
|
|
bd->bi_flbfreq = gd->flb_clk;
|
2004-10-28 09:09:35 +09:00
|
|
|
|
2006-12-01 02:02:20 +09:00
|
|
|
/* store bootparam to sram (backward compatible), here? */
|
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
u32 *sram = (u32 *) CONFIG_SYS_SRAM_BASE;
|
|
|
|
|
2006-12-01 02:02:20 +09:00
|
|
|
*sram++ = gd->ram_size;
|
|
|
|
*sram++ = gd->bus_clk;
|
|
|
|
*sram++ = gd->inp_clk;
|
|
|
|
*sram++ = gd->cpu_clk;
|
|
|
|
*sram++ = gd->vco_clk;
|
|
|
|
*sram++ = gd->flb_clk;
|
2011-11-05 00:55:07 +09:00
|
|
|
*sram++ = 0xb8c3ba11; /* boot signature */
|
2006-12-01 02:02:20 +09:00
|
|
|
}
|
2004-10-28 09:09:35 +09:00
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
|
|
|
|
bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
|
2005-07-24 00:37:35 +09:00
|
|
|
#if defined(CONFIG_CPM2)
|
2002-11-03 09:38:21 +09:00
|
|
|
bd->bi_cpmfreq = gd->cpm_clk;
|
|
|
|
bd->bi_brgfreq = gd->brg_clk;
|
|
|
|
bd->bi_sccfreq = gd->scc_clk;
|
2011-11-05 00:55:07 +09:00
|
|
|
bd->bi_vco = gd->vco_out;
|
2005-07-24 00:37:35 +09:00
|
|
|
#endif /* CONFIG_CPM2 */
|
2008-01-09 01:16:15 +09:00
|
|
|
#if defined(CONFIG_MPC512X)
|
2008-01-11 20:03:43 +09:00
|
|
|
bd->bi_ipsfreq = gd->ips_clk;
|
2008-01-09 01:16:15 +09:00
|
|
|
#endif /* CONFIG_MPC512X */
|
2004-02-24 11:00:03 +09:00
|
|
|
#if defined(CONFIG_MPC5xxx)
|
2003-07-17 06:53:01 +09:00
|
|
|
bd->bi_ipbfreq = gd->ipb_clk;
|
|
|
|
bd->bi_pcifreq = gd->pci_clk;
|
2004-02-24 11:00:03 +09:00
|
|
|
#endif /* CONFIG_MPC5xxx */
|
2002-11-03 09:38:21 +09:00
|
|
|
bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
|
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#ifdef CONFIG_SYS_EXTBDINFO
|
2011-11-05 00:55:07 +09:00
|
|
|
strncpy((char *) bd->bi_s_version, "1.2", sizeof(bd->bi_s_version));
|
|
|
|
strncpy((char *) bd->bi_r_version, U_BOOT_VERSION,
|
|
|
|
sizeof(bd->bi_r_version));
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
|
|
|
|
bd->bi_plb_busfreq = gd->bus_clk;
|
2007-05-11 19:01:06 +09:00
|
|
|
#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || \
|
|
|
|
defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
|
|
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
|
2011-11-05 00:55:07 +09:00
|
|
|
bd->bi_pci_busfreq = get_PCI_freq();
|
|
|
|
bd->bi_opbfreq = get_OPB_freq();
|
2008-06-24 16:54:09 +09:00
|
|
|
#elif defined(CONFIG_XILINX_405)
|
2011-11-05 00:55:07 +09:00
|
|
|
bd->bi_pci_busfreq = get_PCI_freq();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("New Stack Pointer is: %08lx\n", addr_sp);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
gd->relocaddr = addr; /* Store relocation addr, useful for debug */
|
2010-01-16 00:06:06 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
memcpy(id, (void *) gd, sizeof(gd_t));
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
relocate_code(addr_sp, id, addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/* NOTREACHED - relocate_code() does not return */
|
|
|
|
}
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
/*
|
2002-11-03 09:38:21 +09:00
|
|
|
* This is the next part if the initialization sequence: we are now
|
|
|
|
* running from RAM and have a "normal" C environment, i. e. global
|
|
|
|
* data can be written, BSS has been cleared, the stack size in not
|
|
|
|
* that critical any more, etc.
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
void board_init_r(gd_t *id, ulong dest_addr)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
|
|
|
bd_t *bd;
|
2009-08-22 13:05:20 +09:00
|
|
|
ulong malloc_start;
|
2011-11-05 00:55:07 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#ifndef CONFIG_SYS_NO_FLASH
|
2002-11-03 09:38:21 +09:00
|
|
|
ulong flash_size;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
gd = id; /* initialize RAM version of global data */
|
|
|
|
bd = gd->bd;
|
|
|
|
|
|
|
|
gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
|
2007-07-03 15:34:19 +09:00
|
|
|
|
2009-08-22 13:05:21 +09:00
|
|
|
/* The Malloc area is immediately below the monitor copy in DRAM */
|
2009-08-22 13:05:20 +09:00
|
|
|
malloc_start = dest_addr - TOTAL_MALLOC_LEN;
|
2009-09-02 11:07:08 +09:00
|
|
|
|
2009-12-16 03:10:47 +09:00
|
|
|
#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
|
|
|
|
/*
|
|
|
|
* The gd->cpu pointer is set to an address in flash before relocation.
|
|
|
|
* We need to update it to point to the same CPU entry in RAM.
|
|
|
|
*/
|
|
|
|
gd->cpu += dest_addr - CONFIG_SYS_MONITOR_BASE;
|
2012-08-17 17:20:22 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* If we didn't know the cpu mask & # cores, we can save them of
|
|
|
|
* now rather than 'computing' them constantly
|
|
|
|
*/
|
|
|
|
fixup_cpu();
|
2010-11-30 05:32:11 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_SYS_EXTRA_ENV_RELOC
|
|
|
|
/*
|
|
|
|
* Some systems need to relocate the env_addr pointer early because the
|
|
|
|
* location it points to will get invalidated before env_relocate is
|
|
|
|
* called. One example is on systems that might use a L2 or L3 cache
|
|
|
|
* in SRAM mode and initialize that cache from SRAM mode back to being
|
|
|
|
* a cache in cpu_init_r.
|
|
|
|
*/
|
|
|
|
gd->env_addr += dest_addr - CONFIG_SYS_MONITOR_BASE;
|
2009-12-16 03:10:47 +09:00
|
|
|
#endif
|
|
|
|
|
2006-06-30 22:27:09 +09:00
|
|
|
#ifdef CONFIG_SERIAL_MULTI
|
|
|
|
serial_initialize();
|
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2008-11-01 07:14:39 +09:00
|
|
|
/*
|
|
|
|
* Setup trap handlers
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
trap_init(dest_addr);
|
2008-11-01 07:14:39 +09:00
|
|
|
|
2009-02-04 09:10:52 +09:00
|
|
|
#ifdef CONFIG_ADDR_MAP
|
2008-12-17 05:59:20 +09:00
|
|
|
init_addr_map();
|
|
|
|
#endif
|
|
|
|
|
2004-01-21 08:12:12 +09:00
|
|
|
#if defined(CONFIG_BOARD_EARLY_INIT_R)
|
2011-11-05 00:55:07 +09:00
|
|
|
board_early_init_r();
|
2004-01-21 08:12:12 +09:00
|
|
|
#endif
|
|
|
|
|
2003-05-30 21:48:29 +09:00
|
|
|
monitor_flash_len = (ulong)&__init_end - dest_addr;
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2002-11-06 01:35:14 +09:00
|
|
|
#ifdef CONFIG_LOGBUFFER
|
2011-11-05 00:55:07 +09:00
|
|
|
logbuff_init_ptrs();
|
2002-11-06 01:35:14 +09:00
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
#ifdef CONFIG_POST
|
2011-11-05 00:55:07 +09:00
|
|
|
post_output_backlog();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
WATCHDOG_RESET();
|
|
|
|
|
mpc83xx: turn on icache in core initialization to improve u-boot boot time
before, MPC8349ITX boots u-boot in 4.3sec:
column1 is elapsed time since first message
column2 is elapsed time since previous message
column3 is the message
0.000 0.000: U-Boot 2010.03-00126-gfd4e49c (Apr 11 2010 - 17:25:29) MPC83XX
0.000 0.000:
0.000 0.000: Reset Status:
0.000 0.000:
0.032 0.032: CPU: e300c1, MPC8349E, Rev: 1.1 at 533.333 MHz, CSB: 266.667 MHz
0.032 0.000: Board: Freescale MPC8349E-mITX
0.032 0.000: UPMA: Configured for compact flash
0.032 0.000: I2C: ready
0.061 0.028: DRAM: 256 MB (DDR1, 64-bit, ECC off, 266.667 MHz)
1.516 1.456: FLASH: 16 MB
2.641 1.125: PCI: Bus Dev VenId DevId Class Int
2.652 0.011: 00 10 1095 3114 0180 00
2.652 0.000: PCI: Bus Dev VenId DevId Class Int
2.652 0.000: In: serial
2.652 0.000: Out: serial
2.652 0.000: Err: serial
2.682 0.030: Board revision: 1.0 (PCF8475A)
3.080 0.398: Net: TSEC1: No support for PHY id ffffffff; assuming generic
3.080 0.000: TSEC0, TSEC1
4.300 1.219: IDE: Bus 0: .** Timeout **
after, MPC8349ITX boots u-boot in 3.0sec:
0.010 0.010: U-Boot 2010.03-00127-g4b468cc-dirty (Apr 11 2010 - 17:47:29) MPC83XX
0.010 0.000:
0.010 0.000: Reset Status:
0.010 0.000:
0.017 0.007: CPU: e300c1, MPC8349E, Rev: 1.1 at 533.333 MHz, CSB: 266.667 MHz
0.017 0.000: Board: Freescale MPC8349E-mITX
0.038 0.020: UPMA: Configured for compact flash
0.038 0.000: I2C: ready
0.038 0.000: DRAM: 256 MB (DDR1, 64-bit, ECC off, 266.667 MHz)
0.260 0.222: FLASH: 16 MB
1.390 1.130: PCI: Bus Dev VenId DevId Class Int
1.390 0.000: 00 10 1095 3114 0180 00
1.390 0.000: PCI: Bus Dev VenId DevId Class Int
1.400 0.010: In: serial
1.400 0.000: Out: serial
1.400 0.000: Err: serial
1.400 0.000: Board revision: 1.0 (PCF8475A)
1.832 0.432: Net: TSEC1: No support for PHY id ffffffff; assuming generic
1.832 0.000: TSEC0, TSEC1
3.038 1.205: IDE: Bus 0: .** Timeout **
also tested on these boards (albeit with a less accurate
boottime measurement method):
seconds: before after
8349MDS ~2.6 ~2.2
8360MDS ~2.8 ~2.6
8313RDB ~2.5 ~2.3 #nand boot
837xRDB ~3.1 ~2.3
also tested on an 8323ERDB.
v2: also remove the delayed icache enablement assumption in arch ppc's
board.c, and add a CONFIG_MPC83xx define in the ITX config file for
consistency (even though it was already being defined in 83xx'
config.mk).
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2010-04-21 09:37:54 +09:00
|
|
|
#if defined(CONFIG_SYS_DELAYED_ICACHE)
|
2011-11-05 00:55:07 +09:00
|
|
|
icache_enable(); /* it's time to enable the instruction cache */
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2009-07-27 06:28:02 +09:00
|
|
|
#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
|
|
|
|
unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
|
2003-10-16 08:53:47 +09:00
|
|
|
#endif
|
|
|
|
|
2010-10-05 18:59:31 +09:00
|
|
|
#if defined(CONFIG_PCI) && defined(CONFIG_SYS_EARLY_PCI_INIT)
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
2010-10-05 18:59:31 +09:00
|
|
|
* Do early PCI configuration _before_ the flash gets initialised,
|
|
|
|
* because PCU ressources are crucial for flash access on some boards.
|
2002-11-03 09:38:21 +09:00
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
pci_init();
|
2003-03-12 19:41:04 +09:00
|
|
|
#endif
|
2010-11-24 07:17:18 +09:00
|
|
|
#if defined(CONFIG_WINBOND_83C553)
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Initialise the ISA bridge
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
initialise_w83c553f();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
asm("sync ; isync");
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
mem_malloc_init(malloc_start, TOTAL_MALLOC_LEN);
|
2009-05-11 22:50:12 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#if !defined(CONFIG_SYS_NO_FLASH)
|
2011-11-05 00:55:07 +09:00
|
|
|
puts("Flash: ");
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2010-09-30 04:05:44 +09:00
|
|
|
if (board_flash_wp_on()) {
|
|
|
|
printf("Uninitialized - Write Protect On\n");
|
|
|
|
/* Since WP is on, we can't find real size. Set to 0 */
|
|
|
|
flash_size = 0;
|
2011-11-05 00:55:07 +09:00
|
|
|
} else if ((flash_size = flash_init()) > 0) {
|
|
|
|
#ifdef CONFIG_SYS_FLASH_CHECKSUM
|
2011-10-24 02:41:54 +09:00
|
|
|
char *s;
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
print_size(flash_size, "");
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Compute and print flash CRC if flashchecksum is set to 'y'
|
|
|
|
*
|
|
|
|
* NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
s = getenv("flashchecksum");
|
2002-11-03 09:38:21 +09:00
|
|
|
if (s && (*s == 'y')) {
|
2011-11-05 00:55:07 +09:00
|
|
|
printf(" CRC: %08X",
|
|
|
|
crc32(0,
|
|
|
|
(const unsigned char *)
|
|
|
|
CONFIG_SYS_FLASH_BASE, flash_size)
|
|
|
|
);
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
putc('\n');
|
|
|
|
#else /* !CONFIG_SYS_FLASH_CHECKSUM */
|
|
|
|
print_size(flash_size, "\n");
|
|
|
|
#endif /* CONFIG_SYS_FLASH_CHECKSUM */
|
2002-11-03 09:38:21 +09:00
|
|
|
} else {
|
2011-11-05 00:55:07 +09:00
|
|
|
puts(failed);
|
|
|
|
hang();
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
/* update start of FLASH memory */
|
|
|
|
bd->bi_flashstart = CONFIG_SYS_FLASH_BASE;
|
|
|
|
/* size of FLASH memory (final value) */
|
|
|
|
bd->bi_flashsize = flash_size;
|
2006-12-22 01:17:02 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#if defined(CONFIG_SYS_UPDATE_FLASH_SIZE)
|
2006-12-22 01:17:02 +09:00
|
|
|
/* Make a update of the Memctrl. */
|
2011-11-05 00:55:07 +09:00
|
|
|
update_flash_size(flash_size);
|
2006-12-22 01:17:02 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
#if defined(CONFIG_OXC) || defined(CONFIG_RMU)
|
2004-04-09 07:31:29 +09:00
|
|
|
/* flash mapped at end of memory map */
|
2010-10-08 04:51:12 +09:00
|
|
|
bd->bi_flashoffset = CONFIG_SYS_TEXT_BASE + flash_size;
|
2011-11-05 00:55:07 +09:00
|
|
|
#elif CONFIG_SYS_MONITOR_BASE == CONFIG_SYS_FLASH_BASE
|
|
|
|
bd->bi_flashoffset = monitor_flash_len; /* reserved area for monitor */
|
|
|
|
#endif
|
2008-10-16 22:01:15 +09:00
|
|
|
#endif /* !CONFIG_SYS_NO_FLASH */
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/* initialize higher level parts of CPU like time base and timers */
|
2011-11-05 00:55:07 +09:00
|
|
|
cpu_init_r();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_SPI
|
2011-11-05 00:55:07 +09:00
|
|
|
#if !defined(CONFIG_ENV_IS_IN_EEPROM)
|
|
|
|
spi_init_f();
|
|
|
|
#endif
|
|
|
|
spi_init_r();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_NAND)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("NAND: ");
|
2006-09-07 18:51:23 +09:00
|
|
|
nand_init(); /* go init the NAND */
|
|
|
|
#endif
|
|
|
|
|
2010-05-17 11:57:01 +09:00
|
|
|
#ifdef CONFIG_GENERIC_MMC
|
|
|
|
/*
|
|
|
|
* MMC initialization is called before relocating env.
|
|
|
|
* Thus It is required that operations like pin multiplexer
|
|
|
|
* be put in board_init.
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("MMC: ");
|
|
|
|
mmc_initialize(bd);
|
2010-05-17 11:57:01 +09:00
|
|
|
#endif
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
/* relocate environment function pointers etc. */
|
2011-11-05 00:55:07 +09:00
|
|
|
env_relocate();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-02-03 02:23:50 +09:00
|
|
|
/*
|
|
|
|
* after non-volatile devices & environment is setup and cpu code have
|
|
|
|
* another round to deal with any initialization that might require
|
|
|
|
* full access to the environment or loading of some image (firmware)
|
|
|
|
* from a non-volatile device
|
|
|
|
*/
|
|
|
|
cpu_secondary_init_r();
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Fill in missing fields of bd_info.
|
2003-06-28 06:31:46 +09:00
|
|
|
* We do this here, where we have "normal" access to the
|
|
|
|
* environment; we used to do this still running from ROM,
|
Rename getenv_r() into getenv_f()
While running from flash, i. e. before relocation, we have only a
limited C runtime environment without writable data segment. In this
phase, some configurations (for example with environment in EEPROM)
must not use the normal getenv(), but a special function. This
function had been called getenv_r(), with the idea that the "_r"
suffix would mean the same as in the _r_eentrant versions of some of
the C library functions (for example getdate vs. getdate_r, getgrent
vs. getgrent_r, etc.).
Unfortunately this was a misleading name, as in U-Boot the "_r"
generally means "running from RAM", i. e. _after_ relocation.
To avoid confusion, rename into getenv_f() [as "running from flash"]
Signed-off-by: Wolfgang Denk <wd@denx.de>
Acked-by: Detlev Zundel <dzu@denx.de>
2010-07-25 04:55:43 +09:00
|
|
|
* where had to use getenv_f(), which can be pretty slow when
|
2003-06-28 06:31:46 +09:00
|
|
|
* the environment is in EEPROM.
|
2002-11-03 09:38:21 +09:00
|
|
|
*/
|
2004-04-19 06:45:42 +09:00
|
|
|
|
2008-10-16 22:01:15 +09:00
|
|
|
#if defined(CONFIG_SYS_EXTBDINFO)
|
2004-04-19 06:45:42 +09:00
|
|
|
#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
|
|
|
|
#if defined(CONFIG_I2CFAST)
|
|
|
|
/*
|
|
|
|
* set bi_iic_fast for linux taking environment variable
|
|
|
|
* "i2cfast" into account
|
|
|
|
*/
|
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
char *s = getenv("i2cfast");
|
|
|
|
|
2004-04-19 06:45:42 +09:00
|
|
|
if (s && ((*s == 'y') || (*s == 'Y'))) {
|
|
|
|
bd->bi_iic_fast[0] = 1;
|
|
|
|
bd->bi_iic_fast[1] = 1;
|
|
|
|
}
|
|
|
|
}
|
2011-11-05 00:55:07 +09:00
|
|
|
#endif /* CONFIG_I2CFAST */
|
|
|
|
#endif /* CONFIG_405GP, CONFIG_405EP */
|
|
|
|
#endif /* CONFIG_SYS_EXTBDINFO */
|
2004-04-19 06:45:42 +09:00
|
|
|
|
2007-06-08 17:24:58 +09:00
|
|
|
#if defined(CONFIG_SC3)
|
2007-01-11 23:44:44 +09:00
|
|
|
sc3_read_eeprom();
|
|
|
|
#endif
|
2008-01-17 07:12:12 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
#if defined(CONFIG_ID_EEPROM) || defined(CONFIG_SYS_I2C_MAC_OFFSET)
|
2008-01-17 07:12:12 +09:00
|
|
|
mac_read_from_eeprom();
|
|
|
|
#endif
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
#ifdef CONFIG_HERMES
|
|
|
|
if ((gd->board_type >> 16) == 2)
|
|
|
|
bd->bi_ethspeed = gd->board_type & 0xFFFF;
|
|
|
|
else
|
|
|
|
bd->bi_ethspeed = 0xFFFF;
|
|
|
|
#endif
|
|
|
|
|
2009-02-25 20:11:15 +09:00
|
|
|
#ifdef CONFIG_CMD_NET
|
2009-02-12 10:07:19 +09:00
|
|
|
/* kept around for legacy kernels only ... ignore the next section */
|
|
|
|
eth_getenv_enetaddr("ethaddr", bd->bi_enetaddr);
|
2004-12-31 18:32:47 +09:00
|
|
|
#ifdef CONFIG_HAS_ETH1
|
2009-02-12 10:07:19 +09:00
|
|
|
eth_getenv_enetaddr("eth1addr", bd->bi_enet1addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
2004-12-31 18:32:47 +09:00
|
|
|
#ifdef CONFIG_HAS_ETH2
|
2009-02-12 10:07:19 +09:00
|
|
|
eth_getenv_enetaddr("eth2addr", bd->bi_enet2addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
2004-12-31 18:32:47 +09:00
|
|
|
#ifdef CONFIG_HAS_ETH3
|
2009-02-12 10:07:19 +09:00
|
|
|
eth_getenv_enetaddr("eth3addr", bd->bi_enet3addr);
|
2004-02-07 08:19:44 +09:00
|
|
|
#endif
|
2008-09-30 07:28:23 +09:00
|
|
|
#ifdef CONFIG_HAS_ETH4
|
2009-02-12 10:07:19 +09:00
|
|
|
eth_getenv_enetaddr("eth4addr", bd->bi_enet4addr);
|
2008-09-30 07:28:23 +09:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_HAS_ETH5
|
2009-02-12 10:07:19 +09:00
|
|
|
eth_getenv_enetaddr("eth5addr", bd->bi_enet5addr);
|
2008-09-30 07:28:23 +09:00
|
|
|
#endif
|
2009-02-25 20:11:15 +09:00
|
|
|
#endif /* CONFIG_CMD_NET */
|
2008-09-30 07:28:23 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2010-10-05 18:59:31 +09:00
|
|
|
#if defined(CONFIG_PCI) && !defined(CONFIG_SYS_EARLY_PCI_INIT)
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Do pci configuration
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
pci_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/** leave this here (after malloc(), environment and PCI are working) **/
|
2009-05-16 19:14:54 +09:00
|
|
|
/* Initialize stdio devices */
|
2011-11-05 00:55:07 +09:00
|
|
|
stdio_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2003-07-25 08:38:38 +09:00
|
|
|
/* Initialize the jump table for applications */
|
2011-11-05 00:55:07 +09:00
|
|
|
jumptable_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2008-01-10 03:39:36 +09:00
|
|
|
#if defined(CONFIG_API)
|
|
|
|
/* Initialize API */
|
2011-11-05 00:55:07 +09:00
|
|
|
api_init();
|
2008-01-10 03:39:36 +09:00
|
|
|
#endif
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
/* Initialize the console (after the relocation and devices init) */
|
2011-11-05 00:55:07 +09:00
|
|
|
console_init_r();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2009-09-17 12:03:07 +09:00
|
|
|
#if defined(CONFIG_MISC_INIT_R)
|
2002-11-03 09:38:21 +09:00
|
|
|
/* miscellaneous platform dependent initialisations */
|
2011-11-05 00:55:07 +09:00
|
|
|
misc_init_r();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_HERMES
|
|
|
|
if (bd->bi_ethspeed != 0xFFFF)
|
2011-11-05 00:55:07 +09:00
|
|
|
hermes_start_lxt980((int) bd->bi_ethspeed);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("KGDB: ");
|
|
|
|
kgdb_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
debug("U-Boot relocated to %08lx\n", dest_addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Enable Interrupts
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
interrupt_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2007-06-23 02:11:54 +09:00
|
|
|
#if defined(CONFIG_STATUS_LED) && defined(STATUS_LED_BOOT)
|
2011-11-05 00:55:07 +09:00
|
|
|
status_led_set(STATUS_LED_BOOT, STATUS_LED_BLINKING);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
udelay(20);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/* Initialize from environment */
|
2011-10-13 23:43:12 +09:00
|
|
|
load_addr = getenv_ulong("loadaddr", 16, load_addr);
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_SCSI)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("SCSI: ");
|
|
|
|
scsi_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_DOC)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("DOC: ");
|
|
|
|
doc_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2009-10-10 19:42:21 +09:00
|
|
|
#ifdef CONFIG_BITBANGMII
|
|
|
|
bb_miiphy_init();
|
|
|
|
#endif
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_NET)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("Net: ");
|
|
|
|
eth_initialize(bd);
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2009-09-17 12:03:08 +09:00
|
|
|
#if defined(CONFIG_CMD_NET) && defined(CONFIG_RESET_PHY_R)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
debug("Reset Ethernet PHY\n");
|
|
|
|
reset_phy();
|
2005-10-29 05:30:33 +09:00
|
|
|
#endif
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
#ifdef CONFIG_POST
|
2011-11-05 00:55:07 +09:00
|
|
|
post_run(NULL, POST_RAM | post_bootmode_get(0));
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_PCMCIA) \
|
|
|
|
&& !defined(CONFIG_CMD_IDE)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
puts("PCMCIA:");
|
|
|
|
pcmcia_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_IDE)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
#ifdef CONFIG_IDE_8xx_PCCARD
|
|
|
|
puts("PCMCIA:");
|
|
|
|
#else
|
|
|
|
puts("IDE: ");
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
2007-01-11 23:44:44 +09:00
|
|
|
#if defined(CONFIG_START_IDE)
|
|
|
|
if (board_start_ide())
|
2011-11-05 00:55:07 +09:00
|
|
|
ide_init();
|
2007-01-11 23:44:44 +09:00
|
|
|
#else
|
2011-11-05 00:55:07 +09:00
|
|
|
ide_init();
|
2007-01-11 23:44:44 +09:00
|
|
|
#endif
|
2007-07-11 01:19:50 +09:00
|
|
|
#endif
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
#ifdef CONFIG_LAST_STAGE_INIT
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Some parts can be only initialized if all others (like
|
|
|
|
* Interrupts) are up and running (i.e. the PC-style ISA
|
|
|
|
* keyboard).
|
|
|
|
*/
|
2011-11-05 00:55:07 +09:00
|
|
|
last_stage_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2007-07-10 08:02:11 +09:00
|
|
|
#if defined(CONFIG_CMD_BEDBUG)
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
bedbug_init();
|
2002-11-03 09:38:21 +09:00
|
|
|
#endif
|
|
|
|
|
2002-12-08 18:53:23 +09:00
|
|
|
#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Export available size of memory for Linux,
|
|
|
|
* taking into account the protected RAM at top of memory
|
|
|
|
*/
|
|
|
|
{
|
2011-10-13 23:43:12 +09:00
|
|
|
ulong pram = 0;
|
2012-01-06 02:54:57 +09:00
|
|
|
char memsz[32];
|
2002-11-03 09:38:21 +09:00
|
|
|
|
2011-10-13 23:43:12 +09:00
|
|
|
#ifdef CONFIG_PRAM
|
|
|
|
pram = getenv_ulong("pram", 10, CONFIG_PRAM);
|
2002-12-08 18:53:23 +09:00
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_LOGBUFFER
|
2008-02-07 02:48:36 +09:00
|
|
|
#ifndef CONFIG_ALT_LB_ADDR
|
2002-12-08 18:53:23 +09:00
|
|
|
/* Also take the logbuffer into account (pram is in kB) */
|
2011-11-05 00:55:07 +09:00
|
|
|
pram += (LOGBUFF_LEN + LOGBUFF_OVERHEAD) / 1024;
|
2008-02-07 02:48:36 +09:00
|
|
|
#endif
|
2002-12-08 18:53:23 +09:00
|
|
|
#endif
|
2012-01-06 02:54:57 +09:00
|
|
|
sprintf(memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
|
|
|
|
setenv("mem", memsz);
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2004-01-16 09:30:56 +09:00
|
|
|
#ifdef CONFIG_PS2KBD
|
2011-11-05 00:55:07 +09:00
|
|
|
puts("PS/2: ");
|
2004-01-16 09:30:56 +09:00
|
|
|
kbd_init();
|
|
|
|
#endif
|
|
|
|
|
2003-04-28 07:52:51 +09:00
|
|
|
#ifdef CONFIG_MODEM_SUPPORT
|
2011-11-05 00:55:07 +09:00
|
|
|
{
|
|
|
|
extern int do_mdm_init;
|
|
|
|
|
|
|
|
do_mdm_init = gd->do_mdm_init;
|
|
|
|
}
|
2003-04-28 07:52:51 +09:00
|
|
|
#endif
|
|
|
|
|
2002-11-03 09:38:21 +09:00
|
|
|
/* Initialization complete - start the monitor */
|
|
|
|
|
|
|
|
/* main_loop() can return to retry autoboot, if so just run it again. */
|
|
|
|
for (;;) {
|
2011-11-05 00:55:07 +09:00
|
|
|
WATCHDOG_RESET();
|
|
|
|
main_loop();
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
|
|
|
|
/* NOTREACHED - no way out of command loop except booting */
|
|
|
|
}
|
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
void hang(void)
|
2002-11-03 09:38:21 +09:00
|
|
|
{
|
2011-11-05 00:55:07 +09:00
|
|
|
puts("### ERROR ### Please RESET the board ###\n");
|
2012-02-13 22:51:18 +09:00
|
|
|
bootstage_error(BOOTSTAGE_ID_NEED_RESET);
|
2011-11-05 00:55:07 +09:00
|
|
|
for (;;)
|
|
|
|
;
|
2002-11-03 09:38:21 +09:00
|
|
|
}
|
|
|
|
|
2003-04-28 07:52:51 +09:00
|
|
|
|
2011-11-05 00:55:07 +09:00
|
|
|
#if 0 /* We could use plain global data, but the resulting code is bigger */
|
2002-11-03 09:38:21 +09:00
|
|
|
/*
|
|
|
|
* Pointer to initial global data area
|
|
|
|
*
|
|
|
|
* Here we initialize it.
|
|
|
|
*/
|
|
|
|
#undef XTRN_DECLARE_GLOBAL_DATA_PTR
|
|
|
|
#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
|
2011-11-05 00:55:07 +09:00
|
|
|
DECLARE_GLOBAL_DATA_PTR =
|
|
|
|
(gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
|
|
|
|
#endif /* 0 */
|
2002-11-03 09:38:21 +09:00
|
|
|
|
|
|
|
/************************************************************************/
|