2018-05-07 06:58:06 +09:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2015-01-15 18:01:51 +09:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2014 - 2015 Xilinx, Inc.
|
|
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _ASM_ARCH_SYS_PROTO_H
|
|
|
|
#define _ASM_ARCH_SYS_PROTO_H
|
|
|
|
|
2017-02-02 04:40:46 +09:00
|
|
|
#define PAYLOAD_ARG_CNT 5
|
|
|
|
|
2017-07-25 15:21:36 +09:00
|
|
|
#define ZYNQMP_CSU_SILICON_VER_MASK 0xF
|
2018-02-28 16:56:53 +09:00
|
|
|
#define ZYNQMP_SIP_SVC_PM_SECURE_IMG_LOAD 0xC200002D
|
|
|
|
#define KEY_PTR_LEN 32
|
2017-07-25 15:21:36 +09:00
|
|
|
|
2018-03-01 21:14:47 +09:00
|
|
|
#define ZYNQMP_FPGA_BIT_NS 5
|
|
|
|
|
2017-07-25 15:21:36 +09:00
|
|
|
enum {
|
|
|
|
IDCODE,
|
|
|
|
VERSION,
|
2017-08-22 21:58:53 +09:00
|
|
|
IDCODE2,
|
2017-07-25 15:21:36 +09:00
|
|
|
};
|
|
|
|
|
|
|
|
enum {
|
|
|
|
ZYNQMP_SILICON_V1,
|
|
|
|
ZYNQMP_SILICON_V2,
|
|
|
|
ZYNQMP_SILICON_V3,
|
|
|
|
ZYNQMP_SILICON_V4,
|
|
|
|
};
|
|
|
|
|
2017-07-13 22:31:09 +09:00
|
|
|
enum {
|
|
|
|
TCM_LOCK,
|
|
|
|
TCM_SPLIT,
|
|
|
|
};
|
|
|
|
|
2017-07-31 17:37:09 +09:00
|
|
|
int zynq_board_read_rom_ethaddr(unsigned char *ethaddr);
|
2015-01-15 18:01:51 +09:00
|
|
|
unsigned int zynqmp_get_silicon_version(void);
|
|
|
|
|
2017-01-09 18:05:16 +09:00
|
|
|
void handoff_setup(void);
|
|
|
|
|
2017-02-07 22:32:26 +09:00
|
|
|
void zynqmp_pmufw_version(void);
|
2017-02-02 04:40:46 +09:00
|
|
|
int zynqmp_mmio_write(const u32 address, const u32 mask, const u32 value);
|
|
|
|
int zynqmp_mmio_read(const u32 address, u32 *value);
|
|
|
|
int invoke_smc(u32 pm_api_id, u32 arg0, u32 arg1, u32 arg2, u32 arg3,
|
|
|
|
u32 *ret_payload);
|
|
|
|
|
2017-07-13 22:31:09 +09:00
|
|
|
void initialize_tcm(bool mode);
|
|
|
|
|
2017-07-25 15:21:38 +09:00
|
|
|
int chip_id(unsigned char id);
|
|
|
|
|
2015-01-15 18:01:51 +09:00
|
|
|
#endif /* _ASM_ARCH_SYS_PROTO_H */
|