mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-09 06:13:21 +09:00
20 lines
501 B
Plaintext
20 lines
501 B
Plaintext
![]() |
# SPDX-License-Identifier: GPL-2.0
|
||
|
|
||
|
config CLK_ANALOGBITS_WRPLL_CLN28HPC
|
||
|
bool
|
||
|
|
||
|
config CLK_SIFIVE
|
||
|
bool "SiFive SoC driver support"
|
||
|
depends on CLK
|
||
|
help
|
||
|
SoC drivers for SiFive Linux-capable SoCs.
|
||
|
|
||
|
config CLK_SIFIVE_FU540_PRCI
|
||
|
bool "PRCI driver for SiFive FU540 SoCs"
|
||
|
depends on CLK_SIFIVE
|
||
|
select CLK_ANALOGBITS_WRPLL_CLN28HPC
|
||
|
help
|
||
|
Supports the Power Reset Clock interface (PRCI) IP block found in
|
||
|
FU540 SoCs. If this kernel is meant to run on a SiFive FU540 SoC,
|
||
|
enable this driver.
|