2018-05-07 06:58:06 +09:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2006-04-27 07:58:56 +09:00
|
|
|
/*
|
2011-01-05 08:07:54 +09:00
|
|
|
* Copyright 2004,2009-2011 Freescale Semiconductor, Inc.
|
2006-06-01 03:55:35 +09:00
|
|
|
* Jeff Brown
|
2006-04-27 07:58:56 +09:00
|
|
|
* Srikanth Srinivasan (srikanth.srinivasan@freescale.com)
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* cpu_init.c - low level cpu init
|
|
|
|
*/
|
|
|
|
|
2008-08-05 04:02:26 +09:00
|
|
|
#include <config.h>
|
2006-04-27 07:58:56 +09:00
|
|
|
#include <common.h>
|
|
|
|
#include <mpc86xx.h>
|
2008-08-05 04:02:26 +09:00
|
|
|
#include <asm/mmu.h>
|
2008-02-18 07:03:36 +09:00
|
|
|
#include <asm/fsl_law.h>
|
2010-12-15 19:52:48 +09:00
|
|
|
#include <asm/fsl_serdes.h>
|
2009-04-01 13:02:38 +09:00
|
|
|
#include <asm/mp.h>
|
2006-04-27 07:58:56 +09:00
|
|
|
|
2011-01-05 08:07:54 +09:00
|
|
|
extern void srio_init(void);
|
2008-11-06 05:55:30 +09:00
|
|
|
|
2007-09-16 03:48:41 +09:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2006-04-27 07:58:56 +09:00
|
|
|
/*
|
|
|
|
* Breathe some life into the CPU...
|
|
|
|
*
|
|
|
|
* Set up the memory map
|
|
|
|
* initialize a bunch of registers
|
|
|
|
*/
|
|
|
|
|
2006-04-28 00:15:16 +09:00
|
|
|
void cpu_init_f(void)
|
2006-04-27 07:58:56 +09:00
|
|
|
{
|
2006-08-23 02:06:18 +09:00
|
|
|
/* Pointer is writable since we allocated a register for it */
|
2008-10-16 22:01:15 +09:00
|
|
|
gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
|
2006-04-27 07:58:56 +09:00
|
|
|
|
|
|
|
/* Clear initial global data */
|
|
|
|
memset ((void *) gd, 0, sizeof (gd_t));
|
|
|
|
|
2008-01-24 07:31:01 +09:00
|
|
|
#ifdef CONFIG_FSL_LAW
|
|
|
|
init_laws();
|
|
|
|
#endif
|
|
|
|
|
2008-11-06 05:55:30 +09:00
|
|
|
setup_bats();
|
|
|
|
|
2010-06-18 01:37:20 +09:00
|
|
|
init_early_memctl_regs();
|
2006-04-28 00:15:16 +09:00
|
|
|
|
2009-07-01 07:15:47 +09:00
|
|
|
#if defined(CONFIG_FSL_DMA)
|
|
|
|
dma_init();
|
|
|
|
#endif
|
2006-04-27 07:58:56 +09:00
|
|
|
|
|
|
|
/* enable the timebase bit in HID0 */
|
|
|
|
set_hid0(get_hid0() | 0x4000000);
|
|
|
|
|
2007-08-03 04:42:20 +09:00
|
|
|
/* enable EMCP, SYNCBE | ABE bits in HID1 */
|
|
|
|
set_hid1(get_hid1() | 0x80000C00);
|
2006-04-27 07:58:56 +09:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* initialize higher level parts of CPU like timers
|
|
|
|
*/
|
2006-04-28 00:15:16 +09:00
|
|
|
int cpu_init_r(void)
|
2006-04-27 07:58:56 +09:00
|
|
|
{
|
2010-12-15 19:52:48 +09:00
|
|
|
/* needs to be in ram since code uses global static vars */
|
|
|
|
fsl_serdes_init();
|
|
|
|
|
2011-01-05 08:07:54 +09:00
|
|
|
#ifdef CONFIG_SYS_SRIO
|
|
|
|
srio_init();
|
|
|
|
#endif
|
|
|
|
|
2009-07-31 15:38:14 +09:00
|
|
|
#if defined(CONFIG_MP)
|
2008-11-04 06:44:01 +09:00
|
|
|
setup_mp();
|
|
|
|
#endif
|
2006-04-28 00:15:16 +09:00
|
|
|
return 0;
|
2006-04-27 07:58:56 +09:00
|
|
|
}
|
2008-08-05 04:02:26 +09:00
|
|
|
|
2009-02-04 09:10:52 +09:00
|
|
|
#ifdef CONFIG_ADDR_MAP
|
|
|
|
/* Initialize address mapping array */
|
|
|
|
void init_addr_map(void)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
ppc_bat_t bat = DBAT0;
|
|
|
|
phys_size_t size;
|
|
|
|
unsigned long upper, lower;
|
|
|
|
|
|
|
|
for (i = 0; i < CONFIG_SYS_NUM_ADDR_MAP; i++, bat++) {
|
|
|
|
if (read_bat(bat, &upper, &lower) != -1) {
|
|
|
|
if (!BATU_VALID(upper))
|
|
|
|
size = 0;
|
|
|
|
else
|
|
|
|
size = BATU_SIZE(upper);
|
|
|
|
addrmap_set_entry(BATU_VADDR(upper), BATL_PADDR(lower),
|
|
|
|
size, i);
|
|
|
|
}
|
|
|
|
#ifdef CONFIG_HIGH_BATS
|
|
|
|
/* High bats are not contiguous with low BAT numbers */
|
|
|
|
if (bat == DBAT3)
|
|
|
|
bat = DBAT4 - 1;
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|