u-boot-brain/include/dt-bindings/memory/rk3368-dmc.h

#ifndef DT_BINDINGS_RK3368_DMC_H
#define DT_BINDINGS_RK3368_DMC_H

#define DMC_MSCH_CBDR       0x0
#define DMC_MSCH_CBRD       0x1
#define DMC_MSCH_CRBD       0x2

#define DDR3_800D 0
#define DDR3_800E 1
#define DDR3_1066E 2
#define DDR3_1066F 3
#define DDR3_1066G 4
#define DDR3_1333F 5
#define DDR3_1333G 6
#define DDR3_1333H 7
#define DDR3_1333J 8
#define DDR3_1600G 9
#define DDR3_1600H 10
#define DDR3_1600J 11
#define DDR3_1600K 12
#define DDR3_1866J 13
#define DDR3_1866K 14
#define DDR3_1866L 15
#define DDR3_1866M 16
#define DDR3_2133K 17
#define DDR3_2133L 18
#define DDR3_2133M 19
#define DDR3_2133N 20

#endif
rockchip: rk3368: add DRAM controller driver with DRAM initialisation This adds a DRAM controller driver for the RK3368 and places it in drivers/ram/rockchip (where the other DM-enabled DRAM controller drivers for rockchip devices should also be moved eventually). At this stage, only the following feature-set is supported: - DDR3 - 32-bit configuration (i.e. fully populated) - dual-rank (i.e. no auto-detection of ranks) - DDR3-1600K speed-bin This driver expects to run from a TPL stage that will later return to the RK3368 BROM. It communicates with later stages through the os_reg2 in the pmugrf (i.e. using the same mechanism as Rockchip's DDR init code). Unlike other DMC drivers for RK32xx and RK33xx parts, the required timings are calculated within the driver based on a target frequency and a DDR3 speed-bin (only the DDR3-1600K speed-bin is support at this time). The RK3368 also has the DDRC0_CON0 (DDR ch. 0, control-register 0) register for controlling the operation of its (single-channel) DRAM controller in the GRF block. This provides for selecting DDR3, mobile DDR modes, and control low-power operation. As part of this change, DDRC0_CON0 is also added to the GRF structure definition (at offset 0x600). Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Simon Glass <sjg@chromium.org> 2017-06-23 07:12:05 +09:00			`#ifndef DT_BINDINGS_RK3368_DMC_H`
			`#define DT_BINDINGS_RK3368_DMC_H`

			`#define DMC_MSCH_CBDR 0x0`
			`#define DMC_MSCH_CBRD 0x1`
			`#define DMC_MSCH_CRBD 0x2`

			`#define DDR3_800D 0`
			`#define DDR3_800E 1`
			`#define DDR3_1066E 2`
			`#define DDR3_1066F 3`
			`#define DDR3_1066G 4`
			`#define DDR3_1333F 5`
			`#define DDR3_1333G 6`
			`#define DDR3_1333H 7`
			`#define DDR3_1333J 8`
			`#define DDR3_1600G 9`
			`#define DDR3_1600H 10`
			`#define DDR3_1600J 11`
			`#define DDR3_1600K 12`
			`#define DDR3_1866J 13`
			`#define DDR3_1866K 14`
			`#define DDR3_1866L 15`
			`#define DDR3_1866M 16`
			`#define DDR3_2133K 17`
			`#define DDR3_2133L 18`
			`#define DDR3_2133M 19`
			`#define DDR3_2133N 20`

			`#endif`