mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-29 05:18:51 +09:00
409 lines
11 KiB
C
409 lines
11 KiB
C
![]() |
// SPDX-License-Identifier: GPL-2.0+
|
||
|
/*
|
||
|
* Copyright (C) 2018 Toradex AG
|
||
|
*/
|
||
|
#include <common.h>
|
||
|
#include <asm/arch/clock.h>
|
||
|
#include <asm/arch/crm_regs.h>
|
||
|
#include <asm/arch/imx-regs.h>
|
||
|
#include <asm/arch-mx6/clock.h>
|
||
|
#include <asm/arch-mx6/imx-regs.h>
|
||
|
#include <asm/arch-mx6/mx6ull_pins.h>
|
||
|
#include <asm/arch/sys_proto.h>
|
||
|
#include <asm/gpio.h>
|
||
|
#include <asm/mach-imx/boot_mode.h>
|
||
|
#include <asm/mach-imx/iomux-v3.h>
|
||
|
#include <asm/io.h>
|
||
|
#include <common.h>
|
||
|
#include <dm.h>
|
||
|
#include <dm/platform_data/serial_mxc.h>
|
||
|
#include <fdt_support.h>
|
||
|
#include <fsl_esdhc.h>
|
||
|
#include <imx_thermal.h>
|
||
|
#include <jffs2/load_kernel.h>
|
||
|
#include <linux/sizes.h>
|
||
|
#include <mmc.h>
|
||
|
#include <miiphy.h>
|
||
|
#include <mtd_node.h>
|
||
|
#include <netdev.h>
|
||
|
#include <usb.h>
|
||
|
#include <usb/ehci-ci.h>
|
||
|
#include "../common/tdx-common.h"
|
||
|
|
||
|
DECLARE_GLOBAL_DATA_PTR;
|
||
|
|
||
|
#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
||
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
|
||
|
PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
|
||
|
PAD_CTL_SPEED_LOW | PAD_CTL_DSE_40ohm | \
|
||
|
PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
||
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
|
||
|
#define ENET_PAD_CTRL_MII (PAD_CTL_DSE_40ohm)
|
||
|
|
||
|
#define ENET_RX_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_DSE_48ohm)
|
||
|
|
||
|
#define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | \
|
||
|
PAD_CTL_DSE_48ohm)
|
||
|
|
||
|
#define NAND_PAD_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
|
||
|
|
||
|
#define NAND_PAD_READY0_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_PUS_22K_UP)
|
||
|
|
||
|
#define USB_CDET_GPIO IMX_GPIO_NR(7, 14)
|
||
|
|
||
|
int dram_init(void)
|
||
|
{
|
||
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
static iomux_v3_cfg_t const uart1_pads[] = {
|
||
|
MX6_PAD_UART1_TX_DATA__UART1_DTE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
MX6_PAD_UART1_RX_DATA__UART1_DTE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
MX6_PAD_UART1_RTS_B__UART1_DTE_CTS | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
MX6_PAD_UART1_CTS_B__UART1_DTE_RTS | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
#ifdef CONFIG_FSL_ESDHC
|
||
|
static iomux_v3_cfg_t const usdhc1_pads[] = {
|
||
|
MX6_PAD_SD1_CLK__USDHC1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_CMD__USDHC1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA0__USDHC1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA1__USDHC1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA2__USDHC1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD1_DATA3__USDHC1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
|
||
|
MX6_PAD_SNVS_TAMPER0__GPIO5_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||
|
};
|
||
|
#endif
|
||
|
|
||
|
static iomux_v3_cfg_t const usb_cdet_pads[] = {
|
||
|
MX6_PAD_SNVS_TAMPER2__GPIO5_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
#ifdef CONFIG_NAND_MXS
|
||
|
static iomux_v3_cfg_t const gpmi_pads[] = {
|
||
|
MX6_PAD_NAND_DATA00__RAWNAND_DATA00 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA01__RAWNAND_DATA01 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA02__RAWNAND_DATA02 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA03__RAWNAND_DATA03 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA04__RAWNAND_DATA04 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA05__RAWNAND_DATA05 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA06__RAWNAND_DATA06 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_DATA07__RAWNAND_DATA07 | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_CLE__RAWNAND_CLE | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_ALE__RAWNAND_ALE | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_RE_B__RAWNAND_RE_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_WE_B__RAWNAND_WE_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_CE0_B__RAWNAND_CE0_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
|
||
|
MX6_PAD_NAND_READY_B__RAWNAND_READY_B | MUX_PAD_CTRL(NAND_PAD_READY0_CTRL),
|
||
|
};
|
||
|
|
||
|
static void setup_gpmi_nand(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(gpmi_pads, ARRAY_SIZE(gpmi_pads));
|
||
|
|
||
|
setup_gpmi_io_clk((3 << MXC_CCM_CSCDR1_BCH_PODF_OFFSET) |
|
||
|
(3 << MXC_CCM_CSCDR1_GPMI_PODF_OFFSET));
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_VIDEO_MXS
|
||
|
static iomux_v3_cfg_t const lcd_pads[] = {
|
||
|
MX6_PAD_LCD_CLK__LCDIF_CLK | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_ENABLE__LCDIF_ENABLE | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_HSYNC__LCDIF_HSYNC | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_CLK__LCDIF_CLK | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA00__LCDIF_DATA00 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA01__LCDIF_DATA01 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA02__LCDIF_DATA02 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA03__LCDIF_DATA03 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA04__LCDIF_DATA04 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA05__LCDIF_DATA05 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA06__LCDIF_DATA06 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA07__LCDIF_DATA07 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA08__LCDIF_DATA08 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA09__LCDIF_DATA09 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA10__LCDIF_DATA10 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA11__LCDIF_DATA11 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA12__LCDIF_DATA12 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA13__LCDIF_DATA13 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA14__LCDIF_DATA14 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA15__LCDIF_DATA15 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA16__LCDIF_DATA16 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
MX6_PAD_LCD_DATA17__LCDIF_DATA17 | MUX_PAD_CTRL(LCD_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static iomux_v3_cfg_t const backlight_pads[] = {
|
||
|
/* Backlight On */
|
||
|
MX6_PAD_JTAG_TMS__GPIO1_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||
|
/* Backlight PWM<A> (multiplexed pin) */
|
||
|
MX6_PAD_NAND_WP_B__GPIO4_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
#define GPIO_BL_ON IMX_GPIO_NR(1, 11)
|
||
|
#define GPIO_PWM_A IMX_GPIO_NR(4, 11)
|
||
|
|
||
|
static int setup_lcd(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(lcd_pads, ARRAY_SIZE(lcd_pads));
|
||
|
|
||
|
imx_iomux_v3_setup_multiple_pads(backlight_pads, ARRAY_SIZE(backlight_pads));
|
||
|
|
||
|
/* Set BL_ON */
|
||
|
gpio_request(GPIO_BL_ON, "BL_ON");
|
||
|
gpio_direction_output(GPIO_BL_ON, 1);
|
||
|
|
||
|
/* Set PWM<A> to full brightness (assuming inversed polarity) */
|
||
|
gpio_request(GPIO_PWM_A, "PWM<A>");
|
||
|
gpio_direction_output(GPIO_PWM_A, 0);
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_FEC_MXC
|
||
|
static iomux_v3_cfg_t const fec2_pads[] = {
|
||
|
MX6_PAD_ENET2_TX_CLK__ENET2_REF_CLK2 | MUX_PAD_CTRL(ENET_PAD_CTRL) | MUX_MODE_SION,
|
||
|
MX6_PAD_GPIO1_IO06__ENET2_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL_MII),
|
||
|
MX6_PAD_GPIO1_IO07__ENET2_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL_MII),
|
||
|
MX6_PAD_ENET2_RX_DATA0__ENET2_RDATA00 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
|
||
|
MX6_PAD_ENET2_RX_DATA1__ENET2_RDATA01 | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
|
||
|
MX6_PAD_ENET2_RX_ER__ENET2_RX_ER | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
|
||
|
MX6_PAD_ENET2_RX_EN__ENET2_RX_EN | MUX_PAD_CTRL(ENET_RX_PAD_CTRL),
|
||
|
MX6_PAD_ENET2_TX_DATA0__ENET2_TDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
||
|
MX6_PAD_ENET2_TX_DATA1__ENET2_TDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
||
|
MX6_PAD_ENET2_TX_EN__ENET2_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static void setup_iomux_fec(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(fec2_pads, ARRAY_SIZE(fec2_pads));
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
static void setup_iomux_uart(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
||
|
}
|
||
|
|
||
|
#ifdef CONFIG_FSL_ESDHC
|
||
|
|
||
|
#define USDHC1_CD_GPIO IMX_GPIO_NR(5, 0)
|
||
|
|
||
|
static struct fsl_esdhc_cfg usdhc_cfg[] = {
|
||
|
{USDHC1_BASE_ADDR, 0, 4},
|
||
|
};
|
||
|
|
||
|
int board_mmc_getcd(struct mmc *mmc)
|
||
|
{
|
||
|
struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
|
||
|
int ret = 0;
|
||
|
|
||
|
switch (cfg->esdhc_base) {
|
||
|
case USDHC1_BASE_ADDR:
|
||
|
ret = !gpio_get_value(USDHC1_CD_GPIO);
|
||
|
break;
|
||
|
}
|
||
|
|
||
|
return ret;
|
||
|
}
|
||
|
|
||
|
int board_mmc_init(bd_t *bis)
|
||
|
{
|
||
|
int i, ret;
|
||
|
|
||
|
/* USDHC1 is mmc0 */
|
||
|
for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
|
||
|
switch (i) {
|
||
|
case 0:
|
||
|
imx_iomux_v3_setup_multiple_pads(usdhc1_pads,
|
||
|
ARRAY_SIZE(usdhc1_pads));
|
||
|
gpio_request(USDHC1_CD_GPIO, "usdhc1_cd");
|
||
|
gpio_direction_input(USDHC1_CD_GPIO);
|
||
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
|
||
|
break;
|
||
|
default:
|
||
|
printf("Warning: you configured more USDHC controllers"
|
||
|
"(%d) than supported by the board\n", i + 1);
|
||
|
return -EINVAL;
|
||
|
}
|
||
|
|
||
|
ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
|
||
|
if (ret)
|
||
|
return ret;
|
||
|
}
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_FEC_MXC
|
||
|
|
||
|
static int setup_fec(void)
|
||
|
{
|
||
|
struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
|
||
|
int ret;
|
||
|
|
||
|
setup_iomux_fec();
|
||
|
|
||
|
/* provide the PHY clock from the i.MX 6 */
|
||
|
ret = enable_fec_anatop_clock(1, ENET_50MHZ);
|
||
|
if (ret)
|
||
|
return ret;
|
||
|
|
||
|
/* Use 50M anatop REF_CLK and output it on the ENET2_TX_CLK */
|
||
|
clrsetbits_le32(&iomuxc_regs->gpr[1],
|
||
|
IOMUX_GPR1_FEC2_CLOCK_MUX2_SEL_MASK,
|
||
|
IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int board_phy_config(struct phy_device *phydev)
|
||
|
{
|
||
|
if (phydev->drv->config)
|
||
|
phydev->drv->config(phydev);
|
||
|
return 0;
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
int board_early_init_f(void)
|
||
|
{
|
||
|
setup_iomux_uart();
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int board_init(void)
|
||
|
{
|
||
|
/* address of boot parameters */
|
||
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
||
|
|
||
|
#ifdef CONFIG_FEC_MXC
|
||
|
setup_fec();
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_NAND_MXS
|
||
|
setup_gpmi_nand();
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_VIDEO_MXS
|
||
|
setup_lcd();
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_USB_EHCI_MX6
|
||
|
imx_iomux_v3_setup_multiple_pads(usb_cdet_pads, ARRAY_SIZE(usb_cdet_pads));
|
||
|
gpio_request(USB_CDET_GPIO, "usb-cdet-gpio");
|
||
|
#endif
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
#ifdef CONFIG_CMD_BMODE
|
||
|
/* TODO */
|
||
|
static const struct boot_mode board_boot_modes[] = {
|
||
|
/* 4 bit bus width */
|
||
|
{"nand", MAKE_CFGVAL(0x40, 0x34, 0x00, 0x00)},
|
||
|
{"sd1", MAKE_CFGVAL(0x10, 0x10, 0x00, 0x00)},
|
||
|
{NULL, 0},
|
||
|
};
|
||
|
#endif
|
||
|
|
||
|
int board_late_init(void)
|
||
|
{
|
||
|
int minc, maxc;
|
||
|
|
||
|
if (get_cpu_temp_grade(&minc, &maxc) != TEMP_COMMERCIAL)
|
||
|
env_set("variant", "-wifi");
|
||
|
|
||
|
#ifdef CONFIG_CMD_BMODE
|
||
|
add_board_boot_modes(board_boot_modes);
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_CMD_USB_SDP
|
||
|
if (is_boot_from_usb()) {
|
||
|
printf("Serial Downloader recovery mode, using sdp command\n");
|
||
|
env_set("bootdelay", "0");
|
||
|
env_set("bootcmd", "sdp 0");
|
||
|
}
|
||
|
#endif /* CONFIG_CMD_USB_SDP */
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int checkboard(void)
|
||
|
{
|
||
|
printf("Model: Toradex Colibri iMX6ULL\n");
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
|
||
|
int ft_board_setup(void *blob, bd_t *bd)
|
||
|
{
|
||
|
#if defined(CONFIG_FDT_FIXUP_PARTITIONS)
|
||
|
static struct node_info nodes[] = {
|
||
|
{ "fsl,imx6ull-gpmi-nand", MTD_DEV_TYPE_NAND, },
|
||
|
{ "fsl,imx6q-gpmi-nand", MTD_DEV_TYPE_NAND, },
|
||
|
};
|
||
|
|
||
|
/* Update partition nodes using info from mtdparts env var */
|
||
|
puts(" Updating MTD partitions...\n");
|
||
|
fdt_fixup_mtdparts(blob, nodes, ARRAY_SIZE(nodes));
|
||
|
#endif
|
||
|
|
||
|
return ft_common_board_setup(blob, bd);
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
#ifdef CONFIG_USB_EHCI_MX6
|
||
|
static iomux_v3_cfg_t const usb_otg2_pads[] = {
|
||
|
MX6_PAD_GPIO1_IO02__GPIO1_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
int board_ehci_hcd_init(int port)
|
||
|
{
|
||
|
switch (port) {
|
||
|
case 0:
|
||
|
break;
|
||
|
case 1:
|
||
|
imx_iomux_v3_setup_multiple_pads(usb_otg2_pads,
|
||
|
ARRAY_SIZE(usb_otg2_pads));
|
||
|
break;
|
||
|
default:
|
||
|
return -EINVAL;
|
||
|
}
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int board_usb_phy_mode(int port)
|
||
|
{
|
||
|
switch (port) {
|
||
|
case 0:
|
||
|
if (gpio_get_value(USB_CDET_GPIO))
|
||
|
return USB_INIT_DEVICE;
|
||
|
else
|
||
|
return USB_INIT_HOST;
|
||
|
case 1:
|
||
|
default:
|
||
|
return USB_INIT_HOST;
|
||
|
}
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
static struct mxc_serial_platdata mxc_serial_plat = {
|
||
|
.reg = (struct mxc_uart *)UART1_BASE,
|
||
|
.use_dte = 1,
|
||
|
};
|
||
|
|
||
|
U_BOOT_DEVICE(mxc_serial) = {
|
||
|
.name = "serial_mxc",
|
||
|
.platdata = &mxc_serial_plat,
|
||
|
};
|