2009-07-20 11:40:01 +09:00
|
|
|
/*
|
2010-06-09 05:07:46 +09:00
|
|
|
* (C) Copyright 2010
|
|
|
|
* Texas Instruments, <www.ti.com>
|
2009-07-20 11:40:01 +09:00
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2009-07-20 11:40:01 +09:00
|
|
|
*/
|
|
|
|
|
2010-06-09 05:07:46 +09:00
|
|
|
#ifndef _SYS_PROTO_H_
|
|
|
|
#define _SYS_PROTO_H_
|
|
|
|
|
2011-11-15 23:49:55 +09:00
|
|
|
#include <asm/arch/omap.h>
|
2013-05-30 11:54:32 +09:00
|
|
|
#include <asm/arch/clock.h>
|
2010-06-09 05:07:46 +09:00
|
|
|
#include <asm/io.h>
|
2011-07-21 22:09:59 +09:00
|
|
|
#include <asm/omap_common.h>
|
2013-11-22 20:23:29 +09:00
|
|
|
#include <linux/mtd/omap_gpmc.h>
|
2011-07-21 22:10:01 +09:00
|
|
|
#include <asm/arch/mux_omap4.h>
|
2014-05-17 02:02:24 +09:00
|
|
|
#include <asm/ti-common/sys_proto.h>
|
2010-06-09 05:07:46 +09:00
|
|
|
|
2013-04-24 09:41:24 +09:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2013-11-28 00:46:21 +09:00
|
|
|
extern const struct emif_regs emif_regs_elpida_200_mhz_2cs;
|
|
|
|
extern const struct emif_regs emif_regs_elpida_380_mhz_1cs;
|
|
|
|
extern const struct emif_regs emif_regs_elpida_400_mhz_1cs;
|
|
|
|
extern const struct emif_regs emif_regs_elpida_400_mhz_2cs;
|
2014-12-19 06:28:35 +09:00
|
|
|
extern const struct dmm_lisa_map_regs lisa_map_2G_x_1_x_2;
|
|
|
|
extern const struct dmm_lisa_map_regs lisa_map_2G_x_2_x_2;
|
|
|
|
extern const struct dmm_lisa_map_regs ma_lisa_map_2G_x_2_x_2;
|
2010-06-09 05:07:46 +09:00
|
|
|
struct omap_sysinfo {
|
|
|
|
char *board_string;
|
|
|
|
};
|
2011-07-21 22:09:59 +09:00
|
|
|
extern const struct omap_sysinfo sysinfo;
|
2010-06-09 05:07:46 +09:00
|
|
|
|
2010-07-16 05:19:16 +09:00
|
|
|
void gpmc_init(void);
|
2010-06-09 05:07:46 +09:00
|
|
|
void watchdog_init(void);
|
|
|
|
u32 get_device_type(void);
|
2011-07-21 22:10:01 +09:00
|
|
|
void do_set_mux(u32 base, struct pad_conf_entry const *array, int size);
|
2011-11-15 23:49:55 +09:00
|
|
|
void set_muxconf_regs_essential(void);
|
2010-08-05 01:39:40 +09:00
|
|
|
u32 wait_on_value(u32, u32, void *, u32);
|
|
|
|
void sdelay(unsigned long);
|
2011-06-17 08:30:52 +09:00
|
|
|
void set_pl310_ctrl_reg(u32 val);
|
2011-07-21 22:10:21 +09:00
|
|
|
void setup_clocks_for_console(void);
|
2011-07-21 22:10:07 +09:00
|
|
|
void prcm_init(void);
|
2013-02-04 13:22:00 +09:00
|
|
|
void bypass_dpll(u32 const base);
|
2011-07-21 22:10:07 +09:00
|
|
|
void freq_update_core(void);
|
|
|
|
u32 get_sys_clk_freq(void);
|
|
|
|
u32 omap4_ddr_clk(void);
|
2011-07-21 22:10:12 +09:00
|
|
|
void cancel_out(u32 *num, u32 *den, u32 den_limit);
|
2011-07-21 22:10:09 +09:00
|
|
|
void sdram_init(void);
|
2011-11-15 23:49:55 +09:00
|
|
|
u32 omap_sdram_size(void);
|
|
|
|
u32 cortex_rev(void);
|
2013-06-01 01:31:59 +09:00
|
|
|
void save_omap_boot_params(void);
|
2011-11-15 23:49:55 +09:00
|
|
|
void init_omap_revision(void);
|
|
|
|
void do_io_settings(void);
|
2013-05-30 11:54:33 +09:00
|
|
|
void sri2c_init(void);
|
2013-05-30 12:19:29 +09:00
|
|
|
void gpi2c_init(void);
|
2012-03-01 23:17:37 +09:00
|
|
|
int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data);
|
2012-05-30 04:26:41 +09:00
|
|
|
u32 warm_reset(void);
|
2012-05-30 04:26:43 +09:00
|
|
|
void force_emif_self_refresh(void);
|
2013-04-18 05:49:40 +09:00
|
|
|
void setup_warmreset_time(void);
|
2010-06-09 05:07:46 +09:00
|
|
|
#endif
|