2003-03-27 21:09:35 +09:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2003
|
|
|
|
* Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
|
|
|
|
*
|
2013-07-08 16:37:19 +09:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2003-03-27 21:09:35 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <command.h>
|
2008-10-19 12:08:50 +09:00
|
|
|
#include <netdev.h>
|
2003-10-10 05:09:04 +09:00
|
|
|
#include <asm/mipsregs.h>
|
2008-03-25 21:30:06 +09:00
|
|
|
#include <asm/cacheops.h>
|
2008-03-25 21:30:07 +09:00
|
|
|
#include <asm/reboot.h>
|
2008-03-25 21:30:06 +09:00
|
|
|
|
|
|
|
#define cache_op(op,addr) \
|
|
|
|
__asm__ __volatile__( \
|
|
|
|
" .set push \n" \
|
|
|
|
" .set noreorder \n" \
|
|
|
|
" .set mips3\n\t \n" \
|
|
|
|
" cache %0, %1 \n" \
|
|
|
|
" .set pop \n" \
|
|
|
|
: \
|
|
|
|
: "i" (op), "R" (*(unsigned char *)(addr)))
|
2003-03-27 21:09:35 +09:00
|
|
|
|
2008-03-25 21:30:07 +09:00
|
|
|
void __attribute__((weak)) _machine_restart(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2010-06-29 05:00:46 +09:00
|
|
|
int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
2003-03-27 21:09:35 +09:00
|
|
|
{
|
2008-03-25 21:30:07 +09:00
|
|
|
_machine_restart();
|
2003-04-05 09:53:31 +09:00
|
|
|
|
2003-03-27 21:09:35 +09:00
|
|
|
fprintf(stderr, "*** reset failed ***\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-11-08 20:18:42 +09:00
|
|
|
#ifdef CONFIG_SYS_CACHELINE_SIZE
|
|
|
|
|
|
|
|
static inline unsigned long icache_line_size(void)
|
|
|
|
{
|
|
|
|
return CONFIG_SYS_CACHELINE_SIZE;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned long dcache_line_size(void)
|
|
|
|
{
|
|
|
|
return CONFIG_SYS_CACHELINE_SIZE;
|
|
|
|
}
|
|
|
|
|
|
|
|
#else /* !CONFIG_SYS_CACHELINE_SIZE */
|
|
|
|
|
|
|
|
static inline unsigned long icache_line_size(void)
|
|
|
|
{
|
|
|
|
unsigned long conf1, il;
|
|
|
|
conf1 = read_c0_config1();
|
|
|
|
il = (conf1 & MIPS_CONF1_IL) >> MIPS_CONF1_IL_SHIFT;
|
|
|
|
if (!il)
|
|
|
|
return 0;
|
|
|
|
return 2 << il;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned long dcache_line_size(void)
|
|
|
|
{
|
|
|
|
unsigned long conf1, dl;
|
|
|
|
conf1 = read_c0_config1();
|
|
|
|
dl = (conf1 & MIPS_CONF1_DL) >> MIPS_CONF1_DL_SHIFT;
|
|
|
|
if (!dl)
|
|
|
|
return 0;
|
|
|
|
return 2 << dl;
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif /* !CONFIG_SYS_CACHELINE_SIZE */
|
|
|
|
|
2007-10-27 15:27:06 +09:00
|
|
|
void flush_cache(ulong start_addr, ulong size)
|
2003-03-27 21:09:35 +09:00
|
|
|
{
|
2013-11-08 20:18:42 +09:00
|
|
|
unsigned long ilsize = icache_line_size();
|
|
|
|
unsigned long dlsize = dcache_line_size();
|
|
|
|
unsigned long addr, aend;
|
2008-03-25 21:30:06 +09:00
|
|
|
|
2011-08-10 16:11:16 +09:00
|
|
|
/* aend will be miscalculated when size is zero, so we return here */
|
|
|
|
if (size == 0)
|
|
|
|
return;
|
|
|
|
|
2013-11-08 20:18:42 +09:00
|
|
|
addr = start_addr & ~(dlsize - 1);
|
|
|
|
aend = (start_addr + size - 1) & ~(dlsize - 1);
|
|
|
|
|
|
|
|
if (ilsize == dlsize) {
|
|
|
|
/* flush I-cache & D-cache simultaneously */
|
|
|
|
while (1) {
|
|
|
|
cache_op(HIT_WRITEBACK_INV_D, addr);
|
|
|
|
cache_op(HIT_INVALIDATE_I, addr);
|
|
|
|
if (addr == aend)
|
|
|
|
break;
|
|
|
|
addr += dlsize;
|
|
|
|
}
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* flush D-cache */
|
2008-03-25 21:30:06 +09:00
|
|
|
while (1) {
|
2012-10-16 22:02:08 +09:00
|
|
|
cache_op(HIT_WRITEBACK_INV_D, addr);
|
2013-11-08 20:18:42 +09:00
|
|
|
if (addr == aend)
|
|
|
|
break;
|
|
|
|
addr += dlsize;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* flush I-cache */
|
|
|
|
addr = start_addr & ~(ilsize - 1);
|
|
|
|
aend = (start_addr + size - 1) & ~(ilsize - 1);
|
|
|
|
while (1) {
|
2012-10-16 22:02:08 +09:00
|
|
|
cache_op(HIT_INVALIDATE_I, addr);
|
2008-03-25 21:30:06 +09:00
|
|
|
if (addr == aend)
|
|
|
|
break;
|
2013-11-08 20:18:42 +09:00
|
|
|
addr += ilsize;
|
2008-03-25 21:30:06 +09:00
|
|
|
}
|
2003-03-27 21:09:35 +09:00
|
|
|
}
|
2003-10-10 05:09:04 +09:00
|
|
|
|
2009-01-22 01:20:20 +09:00
|
|
|
void flush_dcache_range(ulong start_addr, ulong stop)
|
|
|
|
{
|
2013-11-08 20:18:42 +09:00
|
|
|
unsigned long lsize = dcache_line_size();
|
2009-01-22 01:20:20 +09:00
|
|
|
unsigned long addr = start_addr & ~(lsize - 1);
|
|
|
|
unsigned long aend = (stop - 1) & ~(lsize - 1);
|
|
|
|
|
|
|
|
while (1) {
|
2012-10-16 22:02:08 +09:00
|
|
|
cache_op(HIT_WRITEBACK_INV_D, addr);
|
2009-01-22 01:20:20 +09:00
|
|
|
if (addr == aend)
|
|
|
|
break;
|
|
|
|
addr += lsize;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void invalidate_dcache_range(ulong start_addr, ulong stop)
|
|
|
|
{
|
2013-11-08 20:18:42 +09:00
|
|
|
unsigned long lsize = dcache_line_size();
|
2009-01-22 01:20:20 +09:00
|
|
|
unsigned long addr = start_addr & ~(lsize - 1);
|
|
|
|
unsigned long aend = (stop - 1) & ~(lsize - 1);
|
|
|
|
|
|
|
|
while (1) {
|
2012-10-16 22:02:08 +09:00
|
|
|
cache_op(HIT_INVALIDATE_D, addr);
|
2009-01-22 01:20:20 +09:00
|
|
|
if (addr == aend)
|
|
|
|
break;
|
|
|
|
addr += lsize;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-10-27 15:27:06 +09:00
|
|
|
void write_one_tlb(int index, u32 pagemask, u32 hi, u32 low0, u32 low1)
|
|
|
|
{
|
2008-05-30 00:53:38 +09:00
|
|
|
write_c0_entrylo0(low0);
|
|
|
|
write_c0_pagemask(pagemask);
|
|
|
|
write_c0_entrylo1(low1);
|
|
|
|
write_c0_entryhi(hi);
|
|
|
|
write_c0_index(index);
|
2003-10-10 05:09:04 +09:00
|
|
|
tlb_write_indexed();
|
|
|
|
}
|
2008-10-19 12:08:50 +09:00
|
|
|
|
|
|
|
int cpu_eth_init(bd_t *bis)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_SOC_AU1X00
|
|
|
|
au1x00_enet_initialize(bis);
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|