mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 20:56:16 +09:00
85 lines
2.1 KiB
Plaintext
85 lines
2.1 KiB
Plaintext
![]() |
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
/*
|
||
|
* Copyright (C) 2018 BTicino
|
||
|
* Copyright (C) 2018 Amarula Solutions B.V.
|
||
|
*/
|
||
|
|
||
|
/dts-v1/;
|
||
|
|
||
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
#include "imx6dl.dtsi"
|
||
|
|
||
|
/ {
|
||
|
model = "BTicino i.MX6DL Mamoj board";
|
||
|
compatible = "bticino,imx6dl-mamoj", "fsl,imx6dl";
|
||
|
};
|
||
|
|
||
|
&fec {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_enet>;
|
||
|
phy-mode = "mii";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart3 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart3>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usdhc3 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
||
|
bus-width = <8>;
|
||
|
non-removable;
|
||
|
keep-power-in-suspend;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&iomuxc {
|
||
|
pinctrl_enet: enetgrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b1
|
||
|
MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x1b0b0
|
||
|
MX6QDL_PAD_GPIO_19__ENET_TX_ER 0x1b0b0
|
||
|
MX6QDL_PAD_GPIO_18__ENET_RX_CLK 0x1b0b1
|
||
|
MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x1b0b0
|
||
|
MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_COL3__ENET_CRS 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_ROW1__ENET_COL 0x1b0b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart3: uart3grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
|
||
|
MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3: usdhc3grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
||
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
||
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
|
||
|
>;
|
||
|
};
|
||
|
};
|