mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 17:08:52 +09:00
60 lines
1.5 KiB
C
60 lines
1.5 KiB
C
![]() |
// SPDX-License-Identifier: GPL-2.0
|
||
|
/*
|
||
|
* Copyright (C) 2016-2018 Intel Corporation <www.intel.com>
|
||
|
*
|
||
|
*/
|
||
|
|
||
|
#include <common.h>
|
||
|
#include <asm/arch/clock_manager.h>
|
||
|
#include <asm/io.h>
|
||
|
#include <asm/arch/handoff_s10.h>
|
||
|
#include <asm/arch/system_manager.h>
|
||
|
|
||
|
static const struct socfpga_system_manager *sysmgr_regs =
|
||
|
(struct socfpga_system_manager *)SOCFPGA_SYSMGR_ADDRESS;
|
||
|
|
||
|
const struct cm_config * const cm_get_default_config(void)
|
||
|
{
|
||
|
struct cm_config *cm_handoff_cfg = (struct cm_config *)
|
||
|
(S10_HANDOFF_CLOCK + S10_HANDOFF_OFFSET_DATA);
|
||
|
u32 *conversion = (u32 *)cm_handoff_cfg;
|
||
|
u32 i;
|
||
|
u32 handoff_clk = readl(S10_HANDOFF_CLOCK);
|
||
|
|
||
|
if (swab32(handoff_clk) == S10_HANDOFF_MAGIC_CLOCK) {
|
||
|
writel(swab32(handoff_clk), S10_HANDOFF_CLOCK);
|
||
|
for (i = 0; i < (sizeof(*cm_handoff_cfg) / sizeof(u32)); i++)
|
||
|
conversion[i] = swab32(conversion[i]);
|
||
|
return cm_handoff_cfg;
|
||
|
} else if (handoff_clk == S10_HANDOFF_MAGIC_CLOCK) {
|
||
|
return cm_handoff_cfg;
|
||
|
}
|
||
|
|
||
|
return NULL;
|
||
|
}
|
||
|
|
||
|
const unsigned int cm_get_osc_clk_hz(void)
|
||
|
{
|
||
|
#ifdef CONFIG_SPL_BUILD
|
||
|
u32 clock = readl(S10_HANDOFF_CLOCK_OSC);
|
||
|
|
||
|
writel(clock, &sysmgr_regs->boot_scratch_cold1);
|
||
|
#endif
|
||
|
return readl(&sysmgr_regs->boot_scratch_cold1);
|
||
|
}
|
||
|
|
||
|
const unsigned int cm_get_intosc_clk_hz(void)
|
||
|
{
|
||
|
return CLKMGR_INTOSC_HZ;
|
||
|
}
|
||
|
|
||
|
const unsigned int cm_get_fpga_clk_hz(void)
|
||
|
{
|
||
|
#ifdef CONFIG_SPL_BUILD
|
||
|
u32 clock = readl(S10_HANDOFF_CLOCK_FPGA);
|
||
|
|
||
|
writel(clock, &sysmgr_regs->boot_scratch_cold2);
|
||
|
#endif
|
||
|
return readl(&sysmgr_regs->boot_scratch_cold2);
|
||
|
}
|