2018-05-07 06:58:06 +09:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2009-02-06 11:40:57 +09:00
|
|
|
/*
|
2011-01-14 01:09:27 +09:00
|
|
|
* Copyright 2009-2011 Freescale Semiconductor, Inc.
|
2009-02-06 11:40:57 +09:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _ASM_CONFIG_H_
|
|
|
|
#define _ASM_CONFIG_H_
|
|
|
|
|
2011-01-19 18:05:26 +09:00
|
|
|
#ifdef CONFIG_MPC85xx
|
|
|
|
#include <asm/config_mpc85xx.h>
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_MPC86xx
|
|
|
|
#include <asm/config_mpc86xx.h>
|
2013-10-01 01:22:09 +09:00
|
|
|
#endif
|
|
|
|
|
2012-08-17 18:00:54 +09:00
|
|
|
#ifndef HWCONFIG_BUFFER_SIZE
|
|
|
|
#define HWCONFIG_BUFFER_SIZE 256
|
|
|
|
#endif
|
|
|
|
|
2009-11-04 01:35:59 +09:00
|
|
|
#define CONFIG_LMB
|
2010-10-14 04:57:35 +09:00
|
|
|
#define CONFIG_SYS_BOOT_RAMDISK_HIGH
|
2009-11-04 01:35:59 +09:00
|
|
|
|
2009-02-06 11:40:58 +09:00
|
|
|
#ifndef CONFIG_MAX_MEM_MAPPED
|
2017-06-27 23:49:14 +09:00
|
|
|
#if defined(CONFIG_E500) || \
|
2011-08-27 03:32:44 +09:00
|
|
|
defined(CONFIG_MPC86xx) || \
|
|
|
|
defined(CONFIG_E300)
|
2009-02-06 11:40:58 +09:00
|
|
|
#define CONFIG_MAX_MEM_MAPPED ((phys_size_t)2 << 30)
|
|
|
|
#else
|
2009-02-11 17:37:12 +09:00
|
|
|
#define CONFIG_MAX_MEM_MAPPED (256 << 20)
|
2009-02-06 11:40:58 +09:00
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
2009-07-15 14:01:08 +09:00
|
|
|
/* Check if boards need to enable FSL DMA engine for SDRAM init */
|
|
|
|
#if !defined(CONFIG_FSL_DMA) && defined(CONFIG_DDR_ECC)
|
|
|
|
#if (defined(CONFIG_MPC83xx) && defined(CONFIG_DDR_ECC_INIT_VIA_DMA)) || \
|
|
|
|
((defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)) && \
|
|
|
|
!defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER))
|
2009-07-01 07:15:40 +09:00
|
|
|
#define CONFIG_FSL_DMA
|
2009-02-06 11:40:57 +09:00
|
|
|
#endif
|
2009-07-01 07:15:40 +09:00
|
|
|
#endif
|
|
|
|
|
2009-10-24 05:55:47 +09:00
|
|
|
/*
|
|
|
|
* Provide a default boot page translation virtual address that lines up with
|
|
|
|
* Freescale's default e500 reset page.
|
|
|
|
*/
|
|
|
|
#if (defined(CONFIG_E500) && defined(CONFIG_MP))
|
|
|
|
#ifndef CONFIG_BPTR_VIRT_ADDR
|
|
|
|
#define CONFIG_BPTR_VIRT_ADDR 0xfffff000
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
2010-06-18 01:37:20 +09:00
|
|
|
/* Since so many PPC SOCs have a semi-common LBC, define this here */
|
|
|
|
#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx) || \
|
|
|
|
defined(CONFIG_MPC83xx)
|
2011-01-20 19:59:35 +09:00
|
|
|
#if !defined(CONFIG_FSL_IFC)
|
2010-06-18 01:37:20 +09:00
|
|
|
#define CONFIG_FSL_LBC
|
|
|
|
#endif
|
2011-01-20 19:59:35 +09:00
|
|
|
#endif
|
2010-06-18 01:37:20 +09:00
|
|
|
|
2011-04-08 16:10:54 +09:00
|
|
|
/* The TSEC driver uses the PHYLIB infrastructure */
|
2018-02-07 11:01:56 +09:00
|
|
|
#if defined(CONFIG_TSEC_ENET) && defined(CONFIG_PHYLIB)
|
2011-04-08 16:10:54 +09:00
|
|
|
#include <config_phylib_all_drivers.h>
|
|
|
|
#endif /* TSEC_ENET */
|
|
|
|
|
2011-04-13 22:37:44 +09:00
|
|
|
/* The FMAN driver uses the PHYLIB infrastructure */
|
|
|
|
|
2010-08-08 08:47:05 +09:00
|
|
|
/* All PPC boards must swap IDE bytes */
|
|
|
|
#define CONFIG_IDE_SWAP_IO
|
|
|
|
|
2018-08-06 17:23:36 +09:00
|
|
|
#if defined(CONFIG_DM_SERIAL) && !defined(CONFIG_CLK_MPC83XX)
|
2015-11-19 22:48:07 +09:00
|
|
|
/*
|
|
|
|
* TODO: Convert this to a clock driver exists that can give us the UART
|
|
|
|
* clock here.
|
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_NS16550_CLK get_serial_clock()
|
|
|
|
#endif
|
|
|
|
|
2009-07-01 07:15:40 +09:00
|
|
|
#endif /* _ASM_CONFIG_H_ */
|