mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-30 06:43:45 +09:00
166 lines
4.1 KiB
Plaintext
166 lines
4.1 KiB
Plaintext
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
||
|
#include <stm32f7-u-boot.dtsi>
|
||
|
/{
|
||
|
chosen {
|
||
|
bootargs = "root=/dev/ram rdinit=/linuxrc";
|
||
|
};
|
||
|
|
||
|
aliases {
|
||
|
/* Aliases for gpios so as to use sequence */
|
||
|
gpio0 = &gpioa;
|
||
|
gpio1 = &gpiob;
|
||
|
gpio2 = &gpioc;
|
||
|
gpio3 = &gpiod;
|
||
|
gpio4 = &gpioe;
|
||
|
gpio5 = &gpiof;
|
||
|
gpio6 = &gpiog;
|
||
|
gpio7 = &gpioh;
|
||
|
gpio8 = &gpioi;
|
||
|
gpio9 = &gpioj;
|
||
|
gpio10 = &gpiok;
|
||
|
mmc0 = &sdio2;
|
||
|
spi0 = &qspi;
|
||
|
};
|
||
|
|
||
|
button1 {
|
||
|
compatible = "st,button1";
|
||
|
button-gpio = <&gpioa 0 0>;
|
||
|
};
|
||
|
|
||
|
led1 {
|
||
|
compatible = "st,led1";
|
||
|
led-gpio = <&gpioj 5 0>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&fmc {
|
||
|
/* Memory configuration from sdram datasheet MT48LC_4M32_B2B5-6A */
|
||
|
bank1: bank@0 {
|
||
|
u-boot,dm-pre-reloc;
|
||
|
st,sdram-control = /bits/ 8 <NO_COL_8
|
||
|
NO_ROW_12
|
||
|
MWIDTH_32
|
||
|
BANKS_4
|
||
|
CAS_3
|
||
|
SDCLK_2
|
||
|
RD_BURST_EN
|
||
|
RD_PIPE_DL_0>;
|
||
|
st,sdram-timing = /bits/ 8 <TMRD_2
|
||
|
TXSR_6
|
||
|
TRAS_4
|
||
|
TRC_6
|
||
|
TWR_2
|
||
|
TRP_2
|
||
|
TRCD_2>;
|
||
|
/* refcount = (64msec/total_row_sdram)*freq - 20 */
|
||
|
st,sdram-refcount = < 1542 >;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&pinctrl {
|
||
|
ethernet_mii: mii@0 {
|
||
|
pins {
|
||
|
pinmux = <STM32F746_PG13_FUNC_ETH_MII_TXD0_ETH_RMII_TXD0>,
|
||
|
<STM32F746_PG14_FUNC_ETH_MII_TXD1_ETH_RMII_TXD1>,
|
||
|
<STM32F746_PG11_FUNC_ETH_MII_TX_EN_ETH_RMII_TX_EN>,
|
||
|
<STM32F746_PA2_FUNC_ETH_MDIO>,
|
||
|
<STM32F746_PC1_FUNC_ETH_MDC>,
|
||
|
<STM32F746_PA1_FUNC_ETH_MII_RX_CLK_ETH_RMII_REF_CLK>,
|
||
|
<STM32F746_PA7_FUNC_ETH_MII_RX_DV_ETH_RMII_CRS_DV>,
|
||
|
<STM32F746_PC4_FUNC_ETH_MII_RXD0_ETH_RMII_RXD0>,
|
||
|
<STM32F746_PC5_FUNC_ETH_MII_RXD1_ETH_RMII_RXD1>;
|
||
|
slew-rate = <2>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
fmc_pins: fmc@0 {
|
||
|
pins {
|
||
|
pinmux = <STM32F746_PI10_FUNC_FMC_D31>,
|
||
|
<STM32F746_PI9_FUNC_FMC_D30>,
|
||
|
<STM32F746_PI7_FUNC_FMC_D29>,
|
||
|
<STM32F746_PI6_FUNC_FMC_D28>,
|
||
|
<STM32F746_PI3_FUNC_FMC_D27>,
|
||
|
<STM32F746_PI2_FUNC_FMC_D26>,
|
||
|
<STM32F746_PI1_FUNC_FMC_D25>,
|
||
|
<STM32F746_PI0_FUNC_FMC_D24>,
|
||
|
<STM32F746_PH15_FUNC_FMC_D23>,
|
||
|
<STM32F746_PH14_FUNC_FMC_D22>,
|
||
|
<STM32F746_PH13_FUNC_FMC_D21>,
|
||
|
<STM32F746_PH12_FUNC_FMC_D20>,
|
||
|
<STM32F746_PH11_FUNC_FMC_D19>,
|
||
|
<STM32F746_PH10_FUNC_FMC_D18>,
|
||
|
<STM32F746_PH9_FUNC_FMC_D17>,
|
||
|
<STM32F746_PH8_FUNC_FMC_D16>,
|
||
|
|
||
|
<STM32F746_PD10_FUNC_FMC_D15>,
|
||
|
<STM32F746_PD9_FUNC_FMC_D14>,
|
||
|
<STM32F746_PD8_FUNC_FMC_D13>,
|
||
|
<STM32F746_PE15_FUNC_FMC_D12>,
|
||
|
<STM32F746_PE14_FUNC_FMC_D11>,
|
||
|
<STM32F746_PE13_FUNC_FMC_D10>,
|
||
|
<STM32F746_PE12_FUNC_FMC_D9>,
|
||
|
<STM32F746_PE11_FUNC_FMC_D8>,
|
||
|
<STM32F746_PE10_FUNC_FMC_D7>,
|
||
|
<STM32F746_PE9_FUNC_FMC_D6>,
|
||
|
<STM32F746_PE8_FUNC_FMC_D5>,
|
||
|
<STM32F746_PE7_FUNC_FMC_D4>,
|
||
|
<STM32F746_PD1_FUNC_FMC_D3>,
|
||
|
<STM32F746_PD0_FUNC_FMC_D2>,
|
||
|
<STM32F746_PD15_FUNC_FMC_D1>,
|
||
|
<STM32F746_PD14_FUNC_FMC_D0>,
|
||
|
|
||
|
<STM32F746_PI5_FUNC_FMC_NBL3>,
|
||
|
<STM32F746_PI4_FUNC_FMC_NBL2>,
|
||
|
<STM32F746_PE1_FUNC_FMC_NBL1>,
|
||
|
<STM32F746_PE0_FUNC_FMC_NBL0>,
|
||
|
|
||
|
<STM32F746_PG5_FUNC_FMC_A15_FMC_BA1>,
|
||
|
<STM32F746_PG4_FUNC_FMC_A14_FMC_BA0>,
|
||
|
|
||
|
<STM32F746_PG1_FUNC_FMC_A11>,
|
||
|
<STM32F746_PG0_FUNC_FMC_A10>,
|
||
|
<STM32F746_PF15_FUNC_FMC_A9>,
|
||
|
<STM32F746_PF14_FUNC_FMC_A8>,
|
||
|
<STM32F746_PF13_FUNC_FMC_A7>,
|
||
|
<STM32F746_PF12_FUNC_FMC_A6>,
|
||
|
<STM32F746_PF5_FUNC_FMC_A5>,
|
||
|
<STM32F746_PF4_FUNC_FMC_A4>,
|
||
|
<STM32F746_PF3_FUNC_FMC_A3>,
|
||
|
<STM32F746_PF2_FUNC_FMC_A2>,
|
||
|
<STM32F746_PF1_FUNC_FMC_A1>,
|
||
|
<STM32F746_PF0_FUNC_FMC_A0>,
|
||
|
|
||
|
<STM32F746_PH3_FUNC_FMC_SDNE0>,
|
||
|
<STM32F746_PH5_FUNC_FMC_SDNWE>,
|
||
|
<STM32F746_PF11_FUNC_FMC_SDNRAS>,
|
||
|
<STM32F746_PG15_FUNC_FMC_SDNCAS>,
|
||
|
<STM32F746_PH2_FUNC_FMC_SDCKE0>,
|
||
|
<STM32F746_PG8_FUNC_FMC_SDCLK>;
|
||
|
slew-rate = <2>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
qspi_pins: qspi@0 {
|
||
|
pins {
|
||
|
pinmux = <STM32F746_PB2_FUNC_QUADSPI_CLK>,
|
||
|
<STM32F746_PB6_FUNC_QUADSPI_BK1_NCS>,
|
||
|
<STM32F746_PC9_FUNC_QUADSPI_BK1_IO0>,
|
||
|
<STM32F746_PC10_FUNC_QUADSPI_BK1_IO1>,
|
||
|
<STM32F746_PD13_FUNC_QUADSPI_BK1_IO3>,
|
||
|
<STM32F746_PE2_FUNC_QUADSPI_BK1_IO2>;
|
||
|
slew-rate = <2>;
|
||
|
};
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&qspi {
|
||
|
flash0: mx66l51235l {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
spi-max-frequency = <108000000>;
|
||
|
spi-rx-bus-width = <4>;
|
||
|
reg = <0>;
|
||
|
};
|
||
|
};
|