mirror of
https://github.com/brain-hackers/linux-brain.git
synced 2024-06-09 23:36:23 +09:00
0a9983a8a9
[ Upstream commit 24a610eba3 ]
The RTC controller is fed by an external fixed 32kHz clock. Yet the
driver wants to acquire this clock, even though it doesn't make any use
of it, ie. doesn't get the rate to make calculation.
Therefore, use the exported 32.768kHz clock in the PXA clock tree to
make the driver happy and working.
Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Sasha Levin <sashal@kernel.org>
122 lines
2.7 KiB
Plaintext
122 lines
2.7 KiB
Plaintext
/*
|
|
* Copyright (C) 2016 Robert Jarzmik <robert.jarzmik@free.fr>
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
#include "pxa2xx.dtsi"
|
|
#include "dt-bindings/clock/pxa-clock.h"
|
|
|
|
/ {
|
|
model = "Marvell PXA25x family SoC";
|
|
compatible = "marvell,pxa250";
|
|
|
|
clocks {
|
|
/*
|
|
* The muxing of external clocks/internal dividers for osc* clock
|
|
* sources has been hidden under the carpet by now.
|
|
*/
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
clks: pxa2xx_clks@41300004 {
|
|
compatible = "marvell,pxa250-core-clocks";
|
|
#clock-cells = <1>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* timer oscillator */
|
|
clktimer: oscillator {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <3686400>;
|
|
clock-output-names = "ostimer";
|
|
};
|
|
};
|
|
|
|
pxabus {
|
|
pdma: dma-controller@40000000 {
|
|
compatible = "marvell,pdma-1.0";
|
|
reg = <0x40000000 0x10000>;
|
|
interrupts = <25>;
|
|
#dma-channels = <16>;
|
|
#dma-cells = <2>;
|
|
#dma-requests = <40>;
|
|
status = "okay";
|
|
};
|
|
|
|
pxairq: interrupt-controller@40d00000 {
|
|
marvell,intc-priority;
|
|
marvell,intc-nr-irqs = <32>;
|
|
};
|
|
|
|
pinctrl: pinctrl@40e00000 {
|
|
reg = <0x40e00054 0x20 0x40e0000c 0xc 0x40e0010c 4
|
|
0x40f00020 0x10>;
|
|
compatible = "marvell,pxa25x-pinctrl";
|
|
};
|
|
|
|
gpio: gpio@40e00000 {
|
|
compatible = "intel,pxa25x-gpio";
|
|
gpio-ranges = <&pinctrl 0 0 84>;
|
|
clocks = <&clks CLK_NONE>;
|
|
};
|
|
|
|
pwm0: pwm@40b00000 {
|
|
compatible = "marvell,pxa250-pwm";
|
|
reg = <0x40b00000 0x10>;
|
|
#pwm-cells = <1>;
|
|
clocks = <&clks CLK_PWM0>;
|
|
};
|
|
|
|
pwm1: pwm@40b00010 {
|
|
compatible = "marvell,pxa250-pwm";
|
|
reg = <0x40b00010 0x10>;
|
|
#pwm-cells = <1>;
|
|
clocks = <&clks CLK_PWM1>;
|
|
};
|
|
|
|
rtc@40900000 {
|
|
clocks = <&clks CLK_OSC32k768>;
|
|
};
|
|
};
|
|
|
|
timer@40a00000 {
|
|
compatible = "marvell,pxa-timer";
|
|
reg = <0x40a00000 0x20>;
|
|
interrupts = <26>;
|
|
clocks = <&clktimer>;
|
|
status = "okay";
|
|
};
|
|
|
|
pxa250_opp_table: opp_table0 {
|
|
compatible = "operating-points-v2";
|
|
|
|
opp-99532800 {
|
|
opp-hz = /bits/ 64 <99532800>;
|
|
opp-microvolt = <1000000 950000 1650000>;
|
|
clock-latency-ns = <20>;
|
|
};
|
|
opp-199065600 {
|
|
opp-hz = /bits/ 64 <199065600>;
|
|
opp-microvolt = <1000000 950000 1650000>;
|
|
clock-latency-ns = <20>;
|
|
};
|
|
opp-298598400 {
|
|
opp-hz = /bits/ 64 <298598400>;
|
|
opp-microvolt = <1100000 1045000 1650000>;
|
|
clock-latency-ns = <20>;
|
|
};
|
|
opp-398131200 {
|
|
opp-hz = /bits/ 64 <398131200>;
|
|
opp-microvolt = <1300000 1235000 1650000>;
|
|
clock-latency-ns = <20>;
|
|
};
|
|
};
|
|
};
|